Optimum wire shaping of an RLC interconnect

The optimum wire shape for minimum signal propagation delay across an RLC line is shown to have a general exponential form. The line inductance makes exponential tapering more attractive for RLC lines than for RC lines. For RLC lines, optimum wire tapering achieves a higher reduction in the signal propagation delay as compared to uniform wire sizing. Wire tapering can reduce both the propagation delay and power dissipation. A reduction of 15% in the propagation delay and of 16% in the power is achieved for an example circuit.

[1]  Mattan Kamon,et al.  FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program , 1993, 30th ACM/IEEE Design Automation Conference.

[2]  Marc Belleville,et al.  Inductance and capacitance analytic formulas for VLSI interconnects , 1996 .

[3]  B. Krauter,et al.  Including inductive effects in interconnect timing analysis , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[4]  John Philip Fishburn,et al.  Shaping a distributed-rc line to minimize elmore delay , 1995 .

[5]  Eby G. Friedman,et al.  Inductive interconnect width optimization for low power , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[6]  Jaijeet Roychowdhury.  Avoiding dispersion in distributed RLC lines by shaping , 1995, Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95).

[7]  S. Tam,et al.  Clock generation and distribution for the first IA-64 microprocessor , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[8]  James D. Meindl,et al.  Compact distributed RLC interconnect models. I. Single line transient, time delay, and overshoot expressions , 2000 .

[9]  L. Vandenberghe,et al.  Optimal wire and transistor sizing for circuits with non-tree topology , 1997, ICCAD 1997.

[10]  Yehea Ismail,et al.  Figures of merit to characterize the importance of on-chip inductance , 1999 .

[11]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Mattan Kamon,et al.  FASTHENRY: a multipole-accelerated 3-D inductance extraction program , 1994 .

[13]  Charles J. Alpert,et al.  Interconnect synthesis without wire tapering , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Yehea I. Ismail,et al.  Exploiting the on-chip inductance in high-speed clock distribution networks , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Eby G. Friedman,et al.  Optimizing Inductive Interconnect for Low Power , 2003 .

[16]  Improved VLSI interconnect , 1999 .

[17]  James D. Meindl,et al.  Time delay, crosstalk and repeater insertion models for high performance SoC's , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[18]  Eby G. Friedman,et al.  Shielding effect of on-chip interconnect inductance , 2003, GLSVLSI '03.