Joint Supply , Threshold Voltage and Sizing Optimization for Design of Robust Digital Circuits

In this paper, we describe a method for joint supply, threshold voltage and sizing optimization, in presence of uncertain transistor parameters, to obtain robust energy-delay optimal designs. We extend our previous work on robust transistor sizing, which accounted for the added delay caused by transistor variations by adding margins on each gate delay proportional to the estimated delay variability and using a “soft maximum” function to combine path delays at converging nodes [13], to optimize Vdd, and Vth values as well, and to include the cost of uncertainty in energy. Using posynomial analytic models to predict the means and variances of delay and energy, we create an optimization problem that can be efficiently solved via Geometric Programming. Monte-Carlo simulations on representative datapath circuits show that our heuristics to model uncertainty improve the resulting optimal energy-delay curves by roughly 10%.

[1]  C. Hu,et al.  Predicting CMOS speed with gate oxide and voltage scaling and interconnect loading effects , 1997 .

[2]  Michael Orshansky,et al.  Leakage power reduction by dual-Vth designs under probabilistic analysis of Vth variation , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[3]  Robert G. Meyer,et al.  An engineering model for short-channel MOS devices , 1988 .

[4]  Philip N. Strenski,et al.  Gradient-based optimization of custom circuits using a static-timing formulation , 1999, DAC '99.

[5]  M. Kandemir,et al.  Total power optimization through simultaneously multiple-vDD multiple-vTH assignment and device sizing with stack forcing , 2004, ISLPED '04.

[6]  Sung-Mo Kang,et al.  An exact solution to the transistor sizing problem for CMOS circuits using convex optimization , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  S. Narendra,et al.  Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[8]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[9]  R.W. Brodersen,et al.  Methods for true energy-performance optimization , 2004, IEEE Journal of Solid-State Circuits.

[10]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[11]  Stephen P. Boyd,et al.  A tutorial on geometric programming , 2007, Optimization and Engineering.

[12]  Simon Knowles,et al.  A family of adders , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[13]  D. Sylvester,et al.  Minimizing total power by simultaneous Vdd/Vth assignment , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..