Shared memory implementation of a parallel switch-level circuit simulator

Circuit simulation is a critical bottleneck in VLSI design. The paper describes the implementation of an existing parallel switch level simulator called MIR-SIM on a shared memory multiprocessor architecture. The simulator uses a set of three different conservative protocols: the null message protocol; the conditional event protocol and the accelerated null message protocol; and combinations of the preceding two algorithms. The paper describes the implementation of these protocols to exploit shared memory features, measures their relative performance for a set of six benchmark circuits ranging in size from 3000 to almost 70000 transistors, and compares the speedup obtained by each of the three protocols.

[1]  C. Tropper,et al.  Parallel Simulation of Billiard Balls using Shared Variables , 1996, Proceedings of Symposium on Parallel and Distributed Tools.

[2]  Carl Tropper,et al.  Parallel simulation of billiard balls using shared variables , 1996, Workshop on Parallel and Distributed Simulation.

[3]  Gershon Kedem,et al.  Parallel mixed-level simulation of digital circuits using virtual time , 1990 .

[4]  Daniel G. Saab,et al.  Design of a scalable parallel switch-level simulator for VLSI , 1990, Proceedings SUPERCOMPUTING '90.

[5]  K M Chandy,et al.  The Conditional-Event Approach to Distributed Simulation , 1989 .

[6]  Jayadev Misra,et al.  Distributed discrete-event simulation , 1986, CSUR.

[7]  R. Bagrodia,et al.  A multidimensional study on the feasibility of parallel switch-level circuit simulation , 1997, Proceedings 11th Workshop on Parallel and Distributed Simulation.

[8]  Rajive L. Bagrodia,et al.  A performance evaluation methodology for parallel simulation protocols , 1996, Workshop on Parallel and Distributed Simulation.

[9]  Rajive L. Bagrodia,et al.  Transparent implementation of conservative algorithms in parallel simulation languages , 1993, WSC '93.

[10]  Rajive L. Bagrodia,et al.  Maisie: A Language for the Design of Efficient Discrete-Event Simulations , 1994, IEEE Trans. Software Eng..

[11]  Anoop Gupta,et al.  An evaluation of the Chandy-Misra-Bryant algorithm for digital logic simulation , 1991, TOMC.

[12]  Roger D. Chamberlain,et al.  Parallel logic simulation of VLSI systems , 1994, CSUR.

[13]  Richard M. Fujimoto,et al.  GTW: a time warp system for shared memory multiprocessors , 1994, Proceedings of Winter Simulation Conference.

[14]  Jason Cong,et al.  Acyclic Multi-Way Partitioning of Boolean Networks , 1994, 31st Design Automation Conference.

[15]  Rajive Bagrodia,et al.  A multidimensional study on the feasibility of parallel switch-level circuit simulation , 1997 .

[16]  Thomas Rauber,et al.  Conservative circuit simulation on shared-memory multiprocessors , 1996, Workshop on Parallel and Distributed Simulation.

[17]  Mineo Takai,et al.  Parssec: A Parallel Simulation Environment for Complex Systems , 1998, Computer.

[18]  R. M. Mattheyses,et al.  A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.