Two Hierarchies Of Generalized Kronecker Trees, Forms, Decision Diagrams, And Regular Layouts

| The paper presents two hierarchies of canonical AND/EXOR trees, forms and decision diagrams. The rst hierarchy generalizes the Kronecker and Generalized Kronecker representations by introducing new canonical AND/EXOR forms. We propose to call all these new forms and future AND/EXOR forms including KRO and GRM, the Zhegalkin forms 42] to honor the Russian scientist who in 1927 discovered the forms now attributed to Reed and Muller and invented by them in 1954. The new Zhegalkin representations and forms can be used for synthesis of quasi-minimum ESOP circuits and the new diagrams can represent large functions and can be used for optimal synthesis of highly testable multilevel circuits in several technologies, especially in Fine Grain Field Programmable Gate Arrays. The second hierarchy generalizes and extends the Universal Akers Array to expansions other than Shannon and neighborhoods other then 2-inputs, 2-outputs. These diagrams are called Zhegalkin Lattice Diagrams.

[1]  T. Sasao,et al.  GRMIN2: A heuristic simplification algorithm for generalised Reed-Muller expressions , 1996 .

[2]  Malgorzata Marek-Sadowska,et al.  Multilevel logic synthesis for arithmetic functions , 1996, 33rd Design Automation Conference Proceedings, 1996.

[3]  Sheldon B. Akers.  A Rectangular Logic Array , 1972, IEEE Trans. Computers.

[4]  김보관,et al.  Logic Synthesis and Optimization , 1991 .

[5]  Wolfgang Rosenstiel,et al.  Multilevel logic synthesis based on functional decision diagrams , 1992, [1992] Proceedings The European Conference on Design Automation.

[6]  Marek A. Perkowski,et al.  EXORCISM-MV-2: minimization of exclusive sum of products expressions for multiple-valued input incompletely specified functions , 1993, [1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic.

[7]  Tsutomu Sasao,et al.  Representations of Logic Functions Using EXOR Operators , 1996 .

[8]  Munehiro Matsuura,et al.  Multi-level Logic Synthesis Based on Pseudo-Kronecker Decision Diagrams and Local Transformation , 1995 .

[9]  M. Chrzanowska-Jeske,et al.  A regular representation for mapping to fine-grain, locally-connected FPGAs , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[10]  Rolf Drechsler,et al.  Pseudo Kronecker expressions for symmetric functions , 1997, Proceedings Tenth International Conference on VLSI Design.

[11]  Marek Perkowski,et al.  Two learning methods for a tree-search combinatorial optimizer , 1990, Ninth Annual International Phoenix Conference on Computers and Communications. 1990 Conference Proceedings.

[12]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[13]  Malgorzata Chrzanowska-Jeske,et al.  A New Design Methodology for Two-Dimensional , 1995 .

[14]  Fabio Somenzi,et al.  Symmetry detection and dynamic variable ordering of decision diagrams , 1994, ICCAD '94.

[15]  Timothy D. Ross,et al.  Pattern Theory: An Engineering Paradigm for Algorithm Design , 1991 .

[16]  M.A. Perkowski,et al.  A field programmable analog array for continuous, fuzzy, and multi-valued logic applications , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).

[17]  Rolf Drechsler,et al.  Efficient Representation and Manipulation of Switching Functions Based on Ordered Kronecker Functional Decision Diagrams , 1994, 31st Design Automation Conference.

[18]  D. Green.  Families of Reed-Muller canonical forms , 1991 .

[19]  Miss A.O. Penney.  (b) , 1974, The New Yale Book of Quotations.

[20]  Malgorzata Chrzanowska-Jeske,et al.  A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays , 1994, 31st Design Automation Conference.

[21]  M. A. Perkowski,et al.  Canonical multi-valued input Reed-Muller trees and forms , 1991 .

[22]  Marek A. Perkowski,et al.  Free Kronecker Decision Diagrams and their Application to Atmel 6000 FPGA Mapping , 1995 .