Fluidic Interconnects in Integrated Liquid Cooling Systems for 3-D Stacked TSV Modules

In this paper, an integrated liquid cooling system for 3D stacked modules with high power dissipation is proposed. The fluidic interconnects in this system are elaborated and the sealing technique for different fluid interfaces is discussed. Meanwhile the pressure drop for each part of the system is analyzed. The optimized fluidic interconnects minimizing the pressure drop has been designed and fabricated, and the compact system is integrated. In line with the fluidic interconnect design and analysis, an experimental setup for hydraulic characterization of the integrated cooling system is established. The pressure drop for different fluidic interconnects in this system have been measured and compared with the analyzed results.

[1]  Said F. Al-Sarawi,et al.  A Review of 3-D Packaging Technology , 1998 .

[2]  J. Robles,et al.  A system level view of Avionics/Vetronics cooling options for harsh environment two-level maintenance systems , 2004, Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545).

[3]  H.Y. Zhang,et al.  Development of liquid cooling techniques for flip chip ball grid array packages with High Heat flux dissipations , 2005, IEEE Transactions on Components and Packaging Technologies.

[4]  K. Toh,et al.  Thermal Characterisation and Liquid Cooling System Integration for Stacked Modules , 2007, 2007 9th Electronics Packaging Technology Conference.

[5]  Hong Xue,et al.  Experimental study on laminar heat transfer in microchannel heat sink , 2002, ITherm 2002. Eighth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.02CH37258).

[6]  John H. Lau,et al.  Fabrication of silicon carriers with TSV electrical interconnections and embedded thermal solutions for high power 3-D package , 2008, ECTC 2008.

[7]  C. Perret,et al.  Analytic modeling, optimization, and realization of cooling devices in silicon technology , 2000 .

[8]  Yu-Po Wang,et al.  The advent of 3-D package age , 2000, Twenty Sixth IEEE/CPMT International Electronics Manufacturing Technology Symposium (Cat. No.00CH37146).