Don't Care Computation in Minimizing Extended Finite State Machines with Presburger Arithmetic

This paper addresses the problem of generating logic don’t cares in minimizing an Extended Finite State Machines (EFSMs). EFSMs have been proposed to model control oriented systems. A version of this, with the data portion modeled by Presburger arithmetic, has been used in formal verification. A structural representation of such EFSMs and an optimization scheme using multi-valued logic is proposed in this paper. It consists of new methods to transfer don’t cares through the data-path and to generate logic don’t cares from the data path. Potential applications are discussed and preliminary results validate the scheme on some reasonable examples.

[1]  Herbert B. Enderton.  A mathematical introduction to logic / Herbert B. Enderton , 1972 .

[2]  Robert K. Brayton,et al.  Don't cares and multi-valued logic network minimization , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[3]  Massimiliano Chiodo,et al.  Software synthesis for complex reactive embedded systems , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[4]  Herbert B. Enderton,et al.  A mathematical introduction to logic , 1972 .

[5]  Ellen M. Sentovich,et al.  Latch optimization in circuits generated from high-level descriptions , 1996, ICCAD 1996.

[6]  R. Brayton,et al.  Logic optimization and code generation for embedded control applications , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).

[7]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[8]  Luciano Lavagno,et al.  Synthesis of software programs for embedded control applications , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Tai-Hung Liu,et al.  Optimizing Designs Containing Black Boxes , 1997, Proceedings of the 34th Design Automation Conference.

[10]  Kwang-Ting Cheng,et al.  Automatic Functional Test Generation Using The Extended Finite State Machine Model , 1993, 30th ACM/IEEE Design Automation Conference.

[11]  G. Berry,et al.  Efficient Latch Optimization Using Exclusive Sets , 1997, Proceedings of the 34th Design Automation Conference.

[12]  Luciano Lavagno,et al.  Hardware-software co-design of embedded systems: the POLIS approach , 1997 .

[13]  Jiwen Liu,et al.  Making complex timing relationships readable , 1998, DAC 1998.

[14]  Robert K. Brayton.  Algebraic methods for multi-valued logic , 1999 .

[15]  Rajesh Gupta,et al.  Hardware Software Co-Design of Embedded Systems , 1996, VLSI Design.

[16]  Derek C. Oppen,et al.  A 2^2^2^pn Upper Bound on the Complexity of Presburger Arithmetic , 1978, J. Comput. Syst. Sci..

[17]  Richard Gerber,et al.  Symbolic Model Checking of Innnite State Programs Using Presburger Arithmetic , 1996 .

[18]  Steve Alten,et al.  Omega Project , 1978, Encyclopedia of Parallel Computing.

[19]  Gérard Berry,et al.  The Esterel Synchronous Programming Language: Design, Semantics, Implementation , 1992, Sci. Comput. Program..

[20]  Thomas R. Shiple,et al.  A Comparison of Presburger Engines for EFSM Reachability , 1998, CAV.

[21]  Adnan Aziz,et al.  Optimizing designs containing black boxes , 1997, DAC.