Power-Time Tradeoff of Parallel Execution on Multi-core Platforms
暂无分享,去创建一个
[1] Jian Li,et al. Dynamic power-performance adaptation of parallel computation on chip multiprocessors , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..
[2] George Karypis,et al. Introduction to Parallel Computing , 1994 .
[3] Bradford Nichols,et al. Pthreads programming , 1996 .
[4] Kenli Li,et al. A Energy Efficient Scheduling Base on Dynamic Voltage and Frequency Scaling for Multi-core Embedded Real-Time System , 2009, ICA3PP.
[5] Thomas M. Conte,et al. Embedded Multicore Processors and Systems , 2009, IEEE Micro.
[6] Wei Wang,et al. POSIX threads programming , 2005 .
[7] Diana Marculescu,et al. Analysis of dynamic voltage/frequency scaling in chip-multiprocessors , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).
[8] Morris J. Dworkin. SP 800-38C. Recommendation for Block Cipher Modes of Operation: the CCM Mode for Authentication and Confidentiality , 2004 .
[9] David Castells-Rufas,et al. Scalability of a Parallel JPEG Encoder on Shared Memory Architectures , 2010, 2010 39th International Conference on Parallel Processing.