Hardware Synthesis from Software-Oriented UML Descriptions

This paper presents a methodology to produce synthesizable HW descriptions starting from UML State Machine based representations. This problem has already been widely addressed in the past. However, all the previously proposed approaches present a common characteristic: they restrict the expressiveness of the starting model. In particular, a common approach consists on the definition of ad-hoc UML profiles to adapt UML to the typical constructs of the classical hardware description languages. Thus, forcing the designer to use only a subset of the UML modeling language. This differentiates the initial UML model for SW and HW design, thus contradicting the main assumption of Model-Based design and avoiding code reuse. This paper aims at overcoming this limitation, by allowing the designer to use the same models for SW and HW design. To achieve this result, the UML description is mapped into a general purpose Model of Computation, called univer CM, to remove any ambiguity of the UML definition. After the application of some manipulations, the automata composing the univer CM models are translated into VHDL processes respecting the templates defined for the HW synthesis. The proposed approach has been validated on some commercial designs.

[1]  Franco Fummi,et al.  UNIVERCM: The UNIversal VERsatile Computational Model for Heterogeneous System Integration , 2013, IEEE Transactions on Computers.

[2]  Samir Ouchani,et al.  A formal verification framework for Bluespec System Verilog , 2013, Proceedings of the 2013 Forum on specification and Design Languages (FDL).

[3]  Da He,et al.  The SATURN Approach to SysML-Based HW/SW Codesign , 2010, ISVLSI.

[4]  Andrew Rushton.  VHDL for Logic Synthesis: Rushton/VHDL for Logic Synthesis , 2011 .

[5]  Franco Fummi,et al.  HIFSuite: Tools for HDL Code Conversion and Manipulation , 2010, 2010 IEEE International High Level Design Validation and Test Workshop (HLDVT).

[6]  Andrew J. Kornecki,et al.  Hardware certification for real-time safety-critical systems: State of the art , 2010, Annu. Rev. Control..

[7]  Masahiro Fujita,et al.  On the integration of model-driven design and dynamic assertion-based verification for embedded software , 2013, J. Syst. Softw..

[8]  W. Gareth J. Howells,et al.  A Model-Driven Development Approach to Mapping UML State Diagrams to Synthesizable VHDL , 2008, IEEE Transactions on Computers.

[9]  Betty H. C. Cheng,et al.  UML-based analysis of embedded systems using a mapping to VHDL , 1999, Proceedings 4th IEEE International Symposium on High-Assurance Systems Engineering.

[10]  Andrew Rushton.  VHDL for Logic Synthesis , 1998 .

[11]  Frank P. Coyle,et al.  From UML to HDL : a Model Driven Architectural Approach to Hardware-Software Co-Design , 2005 .

[12]  Luciano Lavagno,et al.  Embedded System Design using UML and Platforms , 2003 .

[13]  Ahmed Sameh,et al.  Mapping SysML to SystemC , 2007, FDL.