A low-power dual-mode sigma-delta modulator using charge-steering opamps

The charge-steering concept is applied to opamps as a means of conserving power. The opamp is the heart of the sigma-delta modulator circuit and the part in which the major portion of the power consumption is dissipated. This work presents a dual mode sigma-delta modulator for two wireless standards, GSM and Bluetooth. It achieves dual-mode operation with the same sampling frequency, while the capacitor values and the embedded quantizer are changed. The modulator achieves 65/50 dB SNR over a bandwidth of 0.2/1 MHz with an over sampling ratio of 120/24 and consumes 3.7/3.6 mW of power in GSM/Bluetooth modes, respectively. The charge-steering opamp consumes about 40% of the total power consumption.

[1]  Lazaros F. Merakos,et al.  Toward a generic "always best connected" capability in integrated WLAN/UMTS cellular mobile networks (and beyond) , 2005, IEEE Wireless Communications.

[2]  In-Cheol Park,et al.  A third-order /spl Sigma//spl Delta/ modulator in 0.18-/spl mu/m CMOS with calibrated mixed-mode integrators , 2005 .

[3]  Thomas Burger,et al.  A 0.13/spl mu/m CMOS EDGE/UMTS/WLAN Tri-Mode /spl Delta//spl Sigma/ ADC with -92dB THD , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  M. Ismail,et al.  A low power multi-standard sigma-delta ADC for WCDMA/GSM/Bluetooth applications , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..

[5]  Aziza I. Hussein,et al.  A low power sigma-delta modulator using charge-steering Opamp for Bluetooth application , 2015, 2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE).

[6]  Jinup Lim,et al.  A low-power sigma-delta modulator for wireless communication receivers using adaptive biasing circuitry and cascaded comparator scheme , 2006 .

[7]  Jae Hoon Shim,et al.  Correction to “ A Third-Order $Sigma Delta $ Modulator in 0.18- $muhboxm$ CMOS With Calibrated Mixed-Mode Integrators” , 2005 .

[8]  Bas M. Putter.  A 5,sup>th-order CT/DT Multi-Mode ΔΣ Modulator , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  Jimson Mathew,et al.  A Triple-Mode Sigma-Delta Modulator Design for Wireless Standards , 2007 .

[10]  A. Jannesari,et al.  The design of reconfigurable Delta-Sigma modulator for software defined radio applications , 2012, 2012 IEEE International Conference on Circuits and Systems (ICCAS).

[11]  Hannu Tenhunen,et al.  A Triple-Mode Sigma-Delta Modulator for Multi-Standard Wireless Radio Receivers , 2006 .

[12]  Thomas Burger,et al.  A 0.13μm CMOS EDGE/UMTS/WLAN Tri-Mode ΔΣ ADC with -92dB THD , 2007, ISSCC.

[13]  Yves Rolain,et al.  Multirate Cascaded Discrete-Time Low-Pass ΔΣ Modulator for GSM/Bluetooth/UMTS , 2010, IEEE Journal of Solid-State Circuits.

[14]  José Manuel de la Rosa,et al.  A 0.13 µm CMOS adaptive sigma-delta modulator for triple-mode GSM/Bluetooth/UMTS applications , 2010, Microelectron. J..

[15]  H. Darabi,et al.  A 2.1mW/3.2mW delay-compensated GSM/WCDMA ΣΔ analog-digital converter , 2008, 2008 IEEE Symposium on VLSI Circuits.

[16]  Jos M. de la Rosa,et al.  Nanometer CMOS Sigma-Delta Modulators for Software Defined Radio , 2011 .

[17]  Behzad Razavi,et al.  Charge steering: A low-power design paradigm , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[18]  Wang Ying,et al.  A multirate low power sigma delta modulator for multi-standard mobile terminals , 2011, 2011 International Conference on Business Management and Electronic Information.