A 1.8Gb/s 70.6pJ/b 128×16 link-adaptive near-optimal massive MIMO detector in 28nm UTBB-FDSOI

This work presents a 2.0mm2 128×16 massive MIMO detector IC that provides 21dB array gain and 16x multiplexing gain at the system level. The detector implements iterative expectation-propagation detection (EPD) for up to 256-QAM modulation. Tested with measured channel data [1], the detector achieves 4.3dB processing gain over state-of-the-art massive MlMo detectors [2, 3], enabling 2.7x reduction in transmit power for battery-powered mobile terminals. The iC uses link-adaptive processing to meet a variety of practical channel conditions with scalable energy consumption. The design is realized in a condensed systolic array architecture and an approximate moment-matching circuitry to reach 1.8Gb/s at 70.6pJ/b. The performance and energy efficiency can be tuned over a wide range by UTBB-FDSOI body bias.

[1]  William P. Marnane,et al.  Alternative systolic array for non-square-root Cholesky decomposition , 1997 .

[2]  Wei Tang,et al.  18.7 A 2.4mm2 130mW MMSE-nonbinary-LDPC iterative detector-decoder for 4×4 256-QAM MIMO in 65nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[3]  Fredrik Tufvesson,et al.  The World’s First Real-Time Testbed for Massive MIMO: Design, Implementation, and Validation , 2016, IEEE Access.

[4]  Pablo M. Olmos,et al.  Expectation Propagation Detection for High-Order High-Dimensional MIMO Systems , 2014, IEEE Transactions on Communications.

[5]  Liang Liu,et al.  3.6 A 60pJ/b 300Mb/s 128×8 Massive MIMO precoder-detector in 28nm FD-SOI , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[6]  Wei Tang,et al.  A 0.58mm2 2.76Gb/s 79.8pJ/b 256-QAM massive MIMO message-passing detector , 2016, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits).