Majority Type and Redundancy Level Influences on Redundant Data Types Approach for HLS
暂无分享,去创建一个
Jakub Podivinsky | Jakub Lojda | Martin Krcma | Zdenek Kotasek | Z. Kotásek | Jakub Lojda | Jakub Podivinsky | Martin Krcma
[1] Israel Koren,et al. Fault-Tolerant Systems , 2007 .
[2] David Z. Pan,et al. High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[3] Jakub Podivinsky,et al. Data types and operations modifications: A practical approach to fault tolerance in HLS , 2017, 2017 IEEE East-West Design & Test Symposium (EWDTS).
[4] Donatella Sciuto,et al. Reliable system co-design: the FIR case study , 2004, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings..
[5] Jakub Podivinsky,et al. Redundant data types and operations in HLS and their use for a robot controller unit fault tolerance evaluation , 2017, 2017 IEEE East-West Design & Test Symposium (EWDTS).
[6] Jakub Podivinsky,et al. Verification of Robot Controller for Evaluating Impacts of Faults in Electro-Mechanical Systems , 2016, 2016 Euromicro Conference on Digital System Design (DSD).
[7] Yuki Yoshikawa,et al. High-level synthesis for multi-cycle transient fault tolerant datapaths , 2011, 2011 IEEE 17th International On-Line Testing Symposium.
[8] Anirban Sengupta,et al. Generating Multi-cycle and Multiple Transient Fault Resilient Design During Physically Aware High Level Synthesis , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).
[9] Donatella Sciuto,et al. Reliable system specification for self-checking data-paths , 2005, Design, Automation and Test in Europe.
[10] Zdenek Kotásek,et al. SEU Simulation Framework for Xilinx FPGA: First Step towards Testing Fault Tolerant Systems , 2011, 2011 14th Euromicro Conference on Digital System Design.
[11] Vincenzo Piuri,et al. High-level synthesis of data paths with concurrent error detection , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).