A 25 Gb/s All-Digital Clock and Data Recovery Circuit for Burst Mode Applications in PONs

This all-digital clock and data recovery circuit avoids the need of a system clock or a start-of-burst signal and provides a burst-mode lock time of 35 ns. The circuit occupies a compact active chip area of 0.050 mm2 and consumes only 46 mW.

[1]  Xin Yin,et al.  A 25 Gb/s All-Digital Clock and Data Recovery Circuit for Burst-Mode Applications in PONs , 2018, Journal of Lightwave Technology.

[2]  Xin Yin,et al.  The 40 Gbps cascaded bit-interleaving PON , 2015 .

[3]  Xin Yin,et al.  Fast Synchronization 3R Burst-Mode Receivers for Passive Optical Networks , 2014, Journal of Lightwave Technology.

[4]  Xin Yin,et al.  25Gb/s 3-level burst-mode receiver for high serial rate TDM-PONs , 2015, 2015 Optical Fiber Communications Conference and Exhibition (OFC).

[5]  Mounir Meghelli,et al.  A 25 Gb/s burst-mode receiver for low latency photonic switch networks , 2015, 2015 Optical Fiber Communications Conference and Exhibition (OFC).

[6]  Takayuki Shibasaki,et al.  6.6 A 22.5-to-32Gb/s 3.2pJ/b referenceless baud-rate digital CDR with DFE and CTLE in 28nm CMOS , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[7]  Frank J. Effenberger,et al.  Industrial Trends and Roadmap of Access , 2017, Journal of Lightwave Technology.

[8]  Xin Yin,et al.  A 1.8-pJ/b, 12.5–25-Gb/s Wide Range All-Digital Clock and Data Recovery Circuit , 2018, IEEE Journal of Solid-State Circuits.

[9]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[10]  Curtis Knittle,et al.  IEEE 100 Gb/s EPON , 2016, 2016 Optical Fiber Communications Conference and Exhibition (OFC).

[11]  Xin Yin,et al.  Inverse Alexander phase detector , 2016 .

[12]  Derek Nesset,et al.  The PON roadmap , 2016, 2016 Optical Fiber Communications Conference and Exhibition (OFC).

[13]  Derek Nesset,et al.  PON roadmap [invited] , 2017, IEEE/OSA Journal of Optical Communications and Networking.

[14]  Pieter Rombouts,et al.  Influence of Jitter on Limit Cycles in Bang-Bang Clock and Data Recovery Circuits , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.