Exploiting Process Locality of Reference in RTL Simulation Acceleration

With the increased size and complexity of digital designs, the time required to simulate them has also increased. Traditional simulation accelerators utilize FPGAs in a static configuration, but this paper presents an analysis of six register transfer level (RTL) code bases showing that only a subset of the simulation processes is executing at any given time, a quality called executive locality of reference. The efficiency of acceleration hardware can be improved when it is used as a process cache. Run-time adaptations are made to ensure that acceleration resources are not wasted on idle processes, and these adaptations may be affected through process migration between software and hardware. An implementation of an embedded, FPGA-based migration system is described, and empirical data are obtained for use in mathematical and algorithmic modeling of more complex acceleration systems.

[1]  Ian Kaplan,et al.  A reconfigurable logic machine for fast event-driven simulation , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[2]  Srihari Cadambi,et al.  A fast, inexpensive and scalable hardware acceleration technique for functional simulation , 2002, DAC '02.

[3]  Ieee Standards Board.  IEEE standard verilog hardware description language , 2001 .

[4]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[5]  Ernst G. Ulrich,et al.  Clock suppression techniques for synchronous circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  W. G. Spruth,et al.  Cycle-based simulation on loosely-coupled systems , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[7]  John Wawrzynek,et al.  BEE2: a high-end reconfigurable computing system , 2005, IEEE Design & Test of Computers.

[8]  Gregory D. Peterson,et al.  Evaluating simulation acceleration techniques , 2001, SPIE Defense + Commercial Sensing.