Performance evaluation of cross link fully adaptive routing algorithm with cross link architecture for Network on Chip

A novel routing algorithm, namely Cross link fully adaptive (CLFA) routing is proposed for cross-link Network on Chip (NoC) architecture for providing adaptive, deadlock-free and livelock-free routing. It is observed that CLFA routing overcomes the limitations of conventional fully adaptive routing and gives best results in terms of decreased latency, higher throughput, and increased number of free channels which leads to lesser congestion in comparison to existing fully adaptive XY routing and fault-tolerant XY (FTXY) routing algorithms.

[1]  M. A. Gaikwad,et al.  Review of XY Routing Algorithm for Network-on-Chip Architecture , 2012 .

[2]  William J. Dally,et al.  The torus routing chip , 2005, Distributed Computing.

[3]  Yulei Wu,et al.  An analytical model for torus networks in the presence of batch message arrivals with hot-spot destinations , 2009, Int. J. Autom. Comput..

[4]  Vincenzo Catania,et al.  Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip , 2008, IEEE Transactions on Computers.

[5]  S. Choudhary,et al.  A new NoC architecture based on partial interconnection of mesh networks , 2011, 2011 IEEE Symposium on Computers & Informatics.

[6]  Juha Plosila,et al.  Network on Chip Routing Algorithms , 2006 .

[7]  Lionel M. Ni,et al.  A survey of wormhole routing techniques in direct networks , 1993, Computer.

[8]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[9]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[10]  Bashir M. Al-Hashimi,et al.  Improving routing efficiency for network-on-chip through contention-aware input selection , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[11]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[12]  Vincenzo Catania,et al.  Efficient Application Specific Routing Algorithms for NoC Systems utilizing Partially Faulty Links , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[13]  Sudhanshu Choudhary,et al.  Performance evaluation of mesh-based NoCs: Implementation of a new architecture and routing algorithm , 2012, International Journal of Automation and Computing.

[14]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[15]  Axel Jantsch,et al.  Networks on chip , 2003 .

[16]  Tao Xing,et al.  Real-time performance evaluation of line topology switched Ethernet , 2008, Int. J. Autom. Comput..

[17]  Prasant Mohapatra,et al.  Wormhole routing techniques for directly connected multicomputer systems , 1998, CSUR.

[18]  Vincenzo Catania,et al.  Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms , 2008 .