Low-power analog image processing using transform imagers

We introduce our Transform Imager Technology and Architecture. This approach allows for Retina and higher-level bio-inspired computation in a programmable architecture that still possesses similar high-fill factor pixels of APS imagers. This imager is capable of programmable matrix operations on the image, where we can represent the image as either a full matrix or using block matrix operations. The resulting data-flow architecture directly allows computation of spatial transforms, motion computations, and stereo computations. The core imager performs computation at the pixel plane, but still holds to a fill factor greater than 40 percent. Each pixel is composed of a photodiode sensor element and a multiplier. We introduce our Transform Imager Technology and Architecture. This approach allows for Retina and higher-level bio-inspired computation in a programmable architecture that still possesses similar high-fill factor pixels of CMOS imagers. Figure 1 shows the block diagram of our Transform imagers. If the incoming voltages represent functions in time, particularly transform bases like sine and cosine, then we are performing computations analogous to matrix image transforms. The output is a continuous stream of each row of the transformed image, repeated over a desired fundamental frequency. This approach is enabled by floatinggate circuits [2], in storing arbitrary analog waveforms for image transforms, in programming waveforms to account for average device mismatch, and in computing additional matrix-vector computations. We present our approach in the following sections. In Section 1, we describe our transform imager concepts. This imager is capable of programmable matrix operations on the image, where we can represent the image as either a full matrix or using block matrix operations. In Section 2, we present the resulting data-flow architecture for image processing built around this transform imager. In Section 3, we discuss some circuit specific issues to the overall signal processing of the basic Transform imager. 1. TRANSFORM IMAGER COMPUTATION Our transform imager cell performs computation at the pixel plane, but still holds to a fill factor greater than 40%, and allows for retina and advanced biological-type processing. Therefore, we have the best of both worlds in a single architecture. This imager is capable of programmable matrix operations on the image, where we can represent the image Image Elements Floating-Gate Element Analog Computing Array Transformed Output Image Iout Vin Basis Functions Fig. 1. Top view of our matrix transform imager. The image output rate will be the same as the time to scan a given image; then the resulting image transfer rate is significantly reduced if information is refined. Approach allows arbitrary separable matrix image transforms; these transforms are programmable because we use floating-gate circuits. Voltage inputs from various time bases are broadcast along columns, and output currents are summed along lines on each row. Each pixel processor multiplies the imconing input with the measured image sensor result, and outputs a current of this result. Time basis could be oscillators, pattern generating circuits, or arrays or stored analog values (i.e. floating-gate storage). With can compute block image transforms with smaller time bases, digital control, and smaller block matrices for block image transforms. Finally, we can get multiple parallel results, since all of the matrix transforms could operate on the same image flow. as either a full matrix or using block matrix operations. The pixel for the Transform imager has a fill factor greater than 40%, which allows for retina and advanced biological-type processing, in a programable architecture that still preserves the overall high fill-factor of APS imager for the pixels. This Transform imager can compute arbitrary separable matrix transforms. We perform separable matrix transforms as

[1]  Rahul Sarpeshkar,et al.  Visual Motion Computation in Analog VLSI Using Pulses , 1992, NIPS.

[2]  Orly Yadid-Pecht,et al.  Wide intrascene dynamic range CMOS APS using dual sampling , 1997 .

[3]  M. Kyomasu,et al.  A new MOS imager using photodiode as current source , 1991 .

[4]  Misha A. Mahowald,et al.  An Analog VLSI System for Stereoscopic Vision , 1994 .

[5]  Tobi Delbrück,et al.  Silicon retina with correlation-based, velocity-tuned pixels , 1993, IEEE Trans. Neural Networks.

[6]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[7]  Eric R. Fossum,et al.  Digital camera system on a chip , 1998, IEEE Micro.

[8]  Carver A. Mead,et al.  An Integrated Analog Optical Motion Sensor , 1986 .

[9]  Christof Koch,et al.  A Robust Analog VLSI Reichardt Motion Sensor , 2000 .

[10]  E.R. Fossum,et al.  A 1.2 V micropower CMOS active pixel image sensor for portable applications , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[11]  Ran Ginosar,et al.  A random access photodiode array for intelligent image capture , 1991 .

[12]  Gert Cauwenberghs,et al.  Floating-gate adaptation for focal-plane online nonuniformity correction , 2001 .

[13]  Eric R. Fossum,et al.  CMOS image sensors: electronic camera on a chip , 1995, Proceedings of International Electron Devices Meeting.

[14]  Christof Koch,et al.  An Analog VLSI Inplementation of a Visual Interneuron Enhanced Sensory Processing Through Biophysical Modeling , 1999, Int. J. Neural Syst..

[15]  C. Mead,et al.  Neuromorphic Robot Vision with Mixed Analog- Digital Architecture , 2005 .

[16]  Christof Koch,et al.  A Modular Multi-Chip Neuromorphic Architecture for Real-Time Visual Motion Processing , 2000 .

[17]  Kwabena Boahen,et al.  A throughput-on-demand address-event transmitter for neuromorphic chips , 1999, Proceedings 20th Anniversary Conference on Advanced Research in VLSI.

[18]  Ralph Etienne-Cummings,et al.  A programmable focal-plane MIMD image processor chip , 2001, IEEE J. Solid State Circuits.

[19]  Abhishek Bandyopadhyay,et al.  A matrix transform imager allowing high-fill factor , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[20]  David V. Anderson,et al.  Programmable and adaptive analog filters using arrays of floating-gate circuits , 2001, Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001.

[21]  Carver A. Mead,et al.  Time-derivative adaptive silicon photoreceptor array , 1991, Optics & Photonics.

[22]  Eric R. Fossum,et al.  CMOS image sensors: electronic camera-on-a-chip , 1997 .

[23]  Andreas G. Andreou,et al.  A 590,000 transistor 48,000 pixel, contrast sensitive, edge enhancing, CMOS imager-silicon retina , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[24]  Kwabena Boahen,et al.  The Retinomorphic Approach: Pixel-Parallel Adaptive Amplification, Filtering, and Quantization , 1997 .

[25]  Paul E. Hasler,et al.  Correlation learning rule in floating-gate pFET synapses , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[26]  Tobi Delbrück,et al.  An Electronic Photoreceptor Sensitive to Small Changes in Intensity , 1988, NIPS.

[27]  Misha Mahowald,et al.  Analog VLSI chip for stereocorrespondence , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[28]  Andreas G. Andreou,et al.  A Contrast Sensitive Silicon Retina with Reciprocal Synapses , 1991, NIPS.