Reconciling d+1 Masking in Hardware and Software
暂无分享,去创建一个
[1] Oscar Reparaz. A note on the security of Higher-Order Threshold Implementations , 2015, IACR Cryptol. ePrint Arch..
[2] Florian Mendel,et al. Submission to the CAESAR Competition , 2014 .
[3] Stefan Mangard,et al. An Efficient Side-Channel Protected AES Implementation with Arbitrary Protection Order , 2017, CT-RSA.
[4] Vinod Vaikuntanathan,et al. Protecting Circuits from Leakage: the Computationally-Bounded and Noisy Cases , 2010, EUROCRYPT.
[5] Vincent Rijmen,et al. Threshold Implementations Against Side-Channel Attacks and Glitches , 2006, ICICS.
[6] Erich Wenger,et al. Suit up! -- Made-to-Measure Hardware Implementations of ASCON , 2015, 2015 Euromicro Conference on Digital System Design.
[7] Benjamin Grégoire,et al. Parallel Implementations of Masking Schemes and the Bounded Moment Leakage Model , 2017, EUROCRYPT.
[8] Ingrid Verbauwhede,et al. Consolidating Masking Schemes , 2015, CRYPTO.
[9] Vincent Rijmen,et al. Higher-Order Threshold Implementations , 2014, ASIACRYPT.
[10] Jean-Sébastien Coron,et al. Higher-Order Side Channel Security and Mask Refreshing , 2013, FSE.
[11] Emmanuel Prouff,et al. Provably Secure Higher-Order Masking of AES , 2010, IACR Cryptol. ePrint Arch..
[12] Stefan Mangard,et al. Domain-Oriented Masking: Compact Masked Hardware Implementations with Arbitrary Protection Order , 2016, IACR Cryptol. ePrint Arch..
[13] Yuval Ishai,et al. Private Circuits: Securing Hardware against Probing Attacks , 2003, CRYPTO.
[14] Pankaj Rohatgi,et al. Towards Sound Approaches to Counteract Power-Analysis Attacks , 1999, CRYPTO.
[15] Adrian Thillard,et al. Randomness Complexity of Private Circuits for Multiplication , 2016, EUROCRYPT.
[16] Stefan Mangard,et al. Pinpointing the Side-Channel Leakage of Masked AES Hardware Implementations , 2006, CHES.
[17] P. Rohatgi,et al. A testing methodology for side channel resistance , 2011 .