An all-digital on-chip clock generator using relative reference modeling

An all-digital on-chip clock generator is proposed in this paper. It features the tolerance of process, voltage and temperature variation according to the special algorithm. The clock generator depends on CMOS standard delay cell without any external clock source, and the periods of CMOS standard delay cell are calculated by the linear polynomial fitting. The proposed on-chip clock generator has been implemented in 180 nm CMOS. The output clock is 10MHz~40MHz adjustable, and tolerates the process, voltage and temperature variation. The frequency error is less than 2.9% with 1.6V-1.8V supply voltage and 0°C-80°C temperature variation. The phase noise is -116.44 dBc/Hz @ 25 MHz offset.

[1]  Chen-Yi Lee,et al.  An eCrystal oscillator with self-calibration capability , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[2]  M. S. McCorquodale,et al.  A history of the development of CMOS oscillators: The dark horse in frequency control , 2011, 2011 Joint Conference of the IEEE International Frequency Control and the European Frequency and Time Forum (FCS) Proceedings.

[3]  Ming-Dou Ker,et al.  New Curvature-Compensation Technique for CMOS Bandgap Reference With Sub-1-V Operation , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  F. Ayazi,et al.  Process and temperature compensation in a 7-MHz CMOS clock oscillator , 2006, IEEE Journal of Solid-State Circuits.

[5]  Waleed Khalil,et al.  Frequency Tuning Range Extension in LC-VCOs Using Negative-Capacitance Circuits , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Chen-Yi Lee,et al.  A Low Voltage All-Digital On-Chip Oscillator Using Relative Reference Modeling , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.