Hardware support for enforcing isolation in lock-based parallel programs
暂无分享,去创建一个
[1] Norman P. Jouppi,et al. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[2] Martín Abadi,et al. Transactional memory with strong atomicity using off-the-shelf memory protection hardware , 2009, PPoPP '09.
[3] Josep Torrellas,et al. Pacman: Tolerating asymmetric data races with unintrusive hardware , 2012, IEEE International Symposium on High-Performance Comp Architecture.
[4] Satish Narayanasamy,et al. Tolerating Concurrency Bugs Using Transactions as Lifeguards , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.
[5] Brandon Lucia,et al. Atom-Aid: Detecting and Surviving Atomicity Violations , 2009, IEEE Micro.
[6] Shantanu Gupta,et al. Using hardware transactional memory for data race detection , 2009, 2009 IEEE International Symposium on Parallel & Distributed Processing.
[7] Dan Grossman,et al. Enforcing isolation and ordering in STM , 2007, PLDI '07.
[8] Brandon Lucia,et al. Atom-Aid: Detecting and Surviving Atomicity Violations , 2009, IEEE Micro.
[9] Darko Kirovski,et al. Detecting and tolerating asymmetric races , 2009, PPoPP '09.
[10] Bradley C. Kuszmaul,et al. Unbounded Transactional Memory , 2005, HPCA.
[11] Harish Patil,et al. Pin: building customized program analysis tools with dynamic instrumentation , 2005, PLDI '05.
[12] Tomás Vojnar,et al. Healing data races on-the-fly , 2007, PADTAD '07.
[13] Josep Torrellas,et al. Bulk Disambiguation of Speculative Threads in Multiprocessors , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).
[14] Mark Moir,et al. Early experience with a commercial hardware transactional memory implementation , 2009, ASPLOS.
[15] M. Hill,et al. Weak ordering-a new definition , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[16] Kai Li,et al. The PARSEC benchmark suite: Characterization and architectural implications , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).
[17] Sriram K. Rajamani,et al. ISOLATOR: dynamically ensuring isolation in comcurrent programs , 2009, ASPLOS.
[18] James R. Goodman,et al. Speculative lock elision: enabling highly concurrent multithreaded execution , 2001, MICRO.
[19] Mark Moir,et al. Hybrid transactional memory , 2006, ASPLOS XII.
[20] Anoop Gupta,et al. Parallel computer architecture - a hardware / software approach , 1998 .
[21] James R. Goodman,et al. Transactional lock-free execution of lock-based programs , 2002, ASPLOS X.
[22] Maurice Herlihy,et al. Transactional Memory: Architectural Support For Lock-free Data Structures , 1993, Proceedings of the 20th Annual International Symposium on Computer Architecture.
[23] Kunle Olukotun,et al. Transactional memory coherence and consistency , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[24] David A. Wood,et al. LogTM: log-based transactional memory , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..
[25] Milo M. K. Martin,et al. Deconstructing Transactional Semantics: The Subtleties of Atomicity , 2005 .
[26] Maurice Herlihy,et al. Virtualizing Transactional Memory , 2005, ISCA 2005.
[27] Kunle Olukotun,et al. A Scalable, Non-blocking Approach to Transactional Memory , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.