Integrated lot sizing and dispatching in wafer fabrication

In this article, we investigate the integration of lot sizing and dispatch-related decisions for a wafer fabrication (hereafter referred to as wafer fab) facility. These decisions pertain to the operational planning and shop floor control (SFC) levels of its decision hierarchy. Our objective is to minimise output variability, which is an important and challenging issue for wafer fabrication due to the inherent dynamics and complexity of the operations involved. We propose a detailed lot-sizing model (called dynamic lot release planning (DynaLRP)) that captures wafer movement at each step of the process flow and prescribes a processing quota at these steps as well. We then design a dispatching rule called Largest-Remaining-Quota-First (LRQ) rule to drive wafer movement towards the direction prescribed by the lot-sizing model. A closed-loop control is formed by feeding the shop floor status back to the lot-sizing model and updating processing quota for each processing step on a regular basis. We have tested the effectiveness of our methodology in the simulated environment of a real-life wafer fab, and the results show that our methodology is effective in improving the wafer fab's performance while reducing output variability.

[1]  Yi-Feng Hung,et al.  A simulation study of dispatch rules for reducing flow times in semiconductor wafer fabrication , 1998 .

[2]  Fu-Kwun Wang,et al.  Development of a state-dependent dispatch rule using theory of constraints in near-real-world wafer fabrication , 2002 .

[3]  Shi-Chung Chang,et al.  Design of a Lagrangian relaxation-based hierarchical production scheduling environment for semiconductor wafer fabrication , 2003, IEEE Trans. Robotics Autom..

[4]  Rubén Ruiz,et al.  Operational planning and control of semiconductor wafer production , 2006 .

[5]  Yi-Feng Hung,et al.  A new formulation technique for alternative material planning—an approach for semiconductor bin allocation planning , 1997 .

[6]  Reha Uzsoy,et al.  A review of production planning and scheduling models in the semiconductor industry , 1994 .

[7]  Robert C. Leachman,et al.  On Capacity Modeling for Production Planning with Alternative Machine Types , 1992 .

[8]  Reha Uzsoy,et al.  A REVIEW OF PRODUCTION PLANNING AND SCHEDULING MODELS IN THE SEMICONDUCTOR INDUSTRY PART I: SYSTEM CHARACTERISTICS, PERFORMANCE EVALUATION AND PRODUCTION PLANNING , 1992 .

[9]  R. C. Leachman,et al.  A production planning methodology for semiconductor manufacturing based on iterative simulation and linear programming calculations , 1996 .

[10]  Yi-Feng Hung,et al.  Hybrid capacity modeling for alternative machine types in linear programming production planning , 2002 .

[11]  R. Cigolini.  Implementing new dispatching rules at SGS-Thomson Microelectronics , 1999 .