Exact design of multirate switched-current FIR filters with improved phase linearity
暂无分享,去创建一个
[1] Bruce A. Wooley,et al. A 700-MHz switched-capacitor analog waveform sampling circuit , 1994 .
[2] Paul R. Gray,et al. A 100 MHz output rate analog-to-digital interface for PRML magnetic-disk read channels in 1.2 /spl mu/m CMOS , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.
[3] Eric A. Vittoz,et al. Low-power design: ways to approach the limits , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.
[4] Kenneth W. Moulding,et al. An 8 MHz, 80 Ms/s switched-current filter , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.
[5] M. Hatamian,et al. A 65 MHz 16-tap FIR filter chip with on-chip video delay lines , 1990, IEEE International Symposium on Circuits and Systems.
[6] George S. Moschytz,et al. Design techniques for HDTV switched-current decimators , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.
[7] Markus Helfenstein. Analysis and design of switched-current networks , 1997 .
[8] L. Rabiner,et al. Multirate digital signal processing: Prentice-Hall, Inc. Englewood Cliffs, New Jersey 07362, 1983, 411 pp., ISBN 0-13-605162-6 , 1983 .
[9] Rui P. Martins,et al. Novel Solutions for Anti-Aliasing and Anti-Imaging Filtering in CMOS Video Interface Systems , 1991 .
[10] John B. Hughes,et al. Switched-currents : an analogue technique for digital technology , 1993 .
[11] Stephen H. Lewis,et al. A switched-capacitor filter in 2 /spl mu/m CMOS using parallelism to sample at 80 MHz , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.