Tunnel FET-based ultra-lightweight reconfigurable TRNG and PUF design for resource-constrained internet of things

[1]  Michael T. Niemier,et al.  Using emerging technologies for hardware security beyond PUFs , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  Xiulong Wu,et al.  Half-Select Disturb-Free 10T Tunnel FET SRAM Cell With Improved Noise Margin and Low Power Consumption , 2021, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Dheeraj Sharma,et al.  Implementation of Physical Unclonable Functions using hetero junction based GAA TFET , 2019, Superlattices and Microstructures.

[4]  Alessandro Trifiletti,et al.  Template attacks exploiting static power and application to CMOS lightweight crypto‐hardware , 2017, Int. J. Circuit Theory Appl..

[5]  Hao Lu,et al.  Universal analytic model for tunnel FET circuit simulation , 2015 .

[6]  Juan Núñez,et al.  Impact of the RT-level architecture on the power performance of tunnel transistor circuits , 2018, Int. J. Circuit Theory Appl..

[7]  Mustak E. Yalcin,et al.  A design of cellular automata‐based PUF and its implementation on FPGA , 2020, Int. J. Circuit Theory Appl..

[8]  Y. Chai,et al.  Emerging Group-VI Elemental 2D Materials: Preparations, Properties, and Device Applications. , 2020, Small.

[9]  Ramesh Vaddi,et al.  Tunnel FET‐based ultralow‐power and hardware‐secure circuit design considering p‐i‐n forward leakage , 2020, Int. J. Hum. Cap. Inf. Technol. Prof..

[10]  Xinsheng Wang,et al.  Potential 2D Materials with Phase Transitions: Structure, Synthesis, and Device Applications , 2018, Advanced materials.

[11]  Dmitri E. Nikonov,et al.  Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits , 2015, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits.

[12]  Tommaso Addabbo,et al.  Embedded electronic circuits for cryptography, hardware security and true random number generation: an overview , 2017, Int. J. Circuit Theory Appl..

[13]  J. Knechtel.  Hardware Security For and Beyond CMOS Technology: An Overview on Fundamentals, Applications, and Challenges , 2020, ISPD.

[14]  Ramesh Vaddi,et al.  Low area overhead DPA countermeasure exploiting tunnel transistor-based random number generator , 2020, IET Circuits Devices Syst..

[15]  Ramesh Vaddi,et al.  Tunnel FET ambipolarity-based energy efficient and robust true random number generator against reverse engineering attacks , 2019, IET Circuits Devices Syst..

[16]  An Chen,et al.  A review of emerging non-volatile memory (NVM) technologies and applications , 2016 .