Desired Footprint by Technology Mapping Modification using a Genetic Algorithm in Odin II

Technology mapping is the transformation of a general Boolean logic network into a functional equivalent K-LUT network that can be implemented by the target FPGA device. Because an FPGA architecture is pre-determined, technology mapping is limited to the available resources. However, circuits can be optimized before the low-level synthesis phase. Odin II, part of the Verilog-to-routing project, is responsible for synthesis and elaboration. In the partial mapping phase of Odin II, some modifications are still possible for high-level modules—adder, multiplier—when there is no hard block available. When Odin II performs partial mapping to create soft logic, we can choose which implementation of a high-level module works best with respect to the desired goals: area versus speed. In this paper, we describe a method to modify circuit characteristics based on placement criteria. More specifically, after partial mapping circuit components during Verilog HDL code synthesis, there are still potential modifications in soft-logic circuit generation. We propose using a genetic algorithm during synthesis to adjust soft-logic circuit implementation in order to achieve the desired synthesis goal. We show that the approach provides promising results for a marginal cost in runtime.

[1]  Vaughn Betz,et al.  Titan: Enabling large and complex benchmarks in academic CAD , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[2]  Kevin E. Murray,et al.  VTR 8: High Performance CAD and Customizable FPGA Architecture Modelling , 2020 .

[3]  Keith L. Downing,et al.  Introduction to Evolutionary Algorithms , 2006 .

[4]  Jürgen Leitner,et al.  Cartesian Genetic Programming for Image Processing , 2013 .

[5]  Mark Handley,et al.  Network Intrusion Detection: Evasion, Traffic Normalization, and End-to-End Protocol Semantics , 2001, USENIX Security Symposium.

[6]  Goldberg,et al.  Genetic algorithms , 1993, Robust Control Systems with Genetic Algorithms.

[7]  Kenneth B. Kent,et al.  Towards Trainable Synthesis for Optimized Circuit Deployment on FPGA , 2018, 2018 International Symposium on Rapid System Prototyping (RSP).

[8]  Bai Yue,et al.  Hardware Description Language VHDL , 1996 .

[9]  Kenneth B. Kent,et al.  Hard and Soft Logic Trade-offs for Multipliers in VTR , 2020, 2020 23rd Euromicro Conference on Digital System Design (DSD).

[10]  M. Morris Mano,et al.  Digital Logic and Computer Design , 1979 .

[11]  Bo Yan,et al.  On Hard Adders and Carry Chains in FPGAs , 2014, 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines.

[12]  Orest J. Bedrij Carry-Select Adder , 1962, IRE Trans. Electron. Comput..

[13]  C. Purdy,et al.  Hardware implementation of genetic algorithm modules for intelligent systems , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[14]  Rahul Dubey,et al.  Introduction to Embedded System Design Using Field Programmable Gate Arrays , 2010 .

[15]  Tatiana Kalganova,et al.  A Novel Genetic Algorithm for Evolvable Hardware , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[16]  Dan Boneh,et al.  On genetic algorithms , 1995, COLT '95.