Energy-aware probabilistic multiplier: design and analysis
暂无分享,去创建一个
[1] J. A. Connelly,et al. Low noise electronic system design , 1993 .
[2] K. Schittkowski,et al. NONLINEAR PROGRAMMING , 2022 .
[3] Shin Min Kang,et al. CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .
[4] Bilge E. S. Akgul,et al. A Probabilistic CMOS Switch and its Realization by Exploiting Noise , 2005 .
[5] Krishna V. Palem,et al. Probabilistic arithmetic and energy efficient embedded signal processing , 2006, CASES '06.
[6] Krishna V. Palem,et al. Energy, Performance, and Probability Tradeoffs for Energy-Efficient Probabilistic CMOS Circuits , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] Kenneth L. Shepard,et al. Conquering Noise in Deep-Submicron Digital ICs , 1998, IEEE Des. Test Comput..
[8] Lingamneni Avinash,et al. Highly energy and performance efficient embedded computing through approximately correct arithmetic: a mathematical foundation and preliminary experimental validation , 2008, CASES '08.
[9] Mark S. K. Lau,et al. A general mathematical model of probabilistic ripple-carry adders , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[10] Krishna V. Palem,et al. Energy aware computing through probabilistic switching: a study of limits , 2005, IEEE Transactions on Computers.