Uncertainty Quantification for Robust Topology Optimization of Power Transistor Devices

In this paper, we focus on incorporating a stochastic collocation method (SCM) into a topological shape optimization of a power semiconductor device, including material and geometrical uncertainties. This results in a stochastic direct problem and, in consequence, affects the formulation of an optimization problem. In particular, our aim is to minimize the current density overshoots, since the change of the shape and topology of a device layout is the proven technique for the reduction of a hotspot area. The gradient of a stochastic cost functional is evaluated using the topological asymptotic expansion and the continuous design sensitivity analysis with the SCM. Finally, we show the results of the robust optimization for the power transistor device, which is an example of a relevant problem in nanoelectronics, but which is also widely used in the automotive industry.

[1]  A. Consoli,et al.  Thermal instability of low voltage power-MOSFETs , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[2]  N. Cutland,et al.  On homogeneous chaos , 1991, Mathematical Proceedings of the Cambridge Philosophical Society.

[3]  D. Xiu.  Efficient collocational approach for parametric uncertainty analysis , 2007 .

[4]  Bessem Samet,et al.  The topological asymptotic expansion for the Maxwell equations and some applications , 2005 .

[5]  J. Cea,et al.  The shape and topological optimizations connection , 2000 .

[6]  M Li,et al.  Topological Sensitivity Analysis for Steady State Eddy Current Problems With an Application to Nondestructive Testing , 2011, IEEE Transactions on Magnetics.

[7]  D. Xiu.  Numerical Methods for Stochastic Computations: A Spectral Method Approach , 2010 .

[8]  Andreas Bartel,et al.  Robust Topology Optimization of a Permanent Magnet Synchronous Machine Using Multi-Level Set and Stochastic Collocation Methods , 2016 .

[9]  Saraju P. Mohanty,et al.  Incorporating Manufacturing Process Variation Awareness in Fast Design Optimization of Nanoscale CMOS VCOs , 2014, IEEE Transactions on Semiconductor Manufacturing.

[10]  Thomas Weiland,et al.  Quantification of Uncertainty in the Field Quality of Magnets Originating from Material Measurements , 2013, IEEE Transactions on Magnetics.

[11]  Piotr Putek,et al.  Minimization of cogging torque in permanent magnet machines using the topological gradient and adjoint sensitivity in multi-objective design , 2012 .

[12]  V. Kobelev,et al.  Bubble method for topology and shape optimization of structures , 1994 .

[13]  Giuseppe Greco,et al.  Automatic Layout Optimization of Power Discrete Devices Using Innovative Distributed Model Techniques , 2012 .

[14]  Antonio Testa,et al.  Thermal instability of low voltage power-MOSFETs , 2000 .

[15]  John L. Shue,et al.  Power MOSFET Thermal Instability Operation Characterization Support , 2010 .

[16]  Jan K. Sykulski,et al.  Generalized continuum sensitivity formula for optimum design of electrode and dielectric contours , 2003 .

[17]  David Z. Pan,et al.  Modeling of Layout Aware Line-Edge Roughness and Poly Optimization for Leakage Minimization , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.