VLSI Design Of Advanced Digital Filters

The Cascaded Integrator Comb filters (CIC) find many applications in recent electronic devices such as frequency selection functions in a digital radio or modem and any filter structure that is required to efficiently process large sample rate factor. These filters are normally located after the sigma delta modulator and have regular structure. These types of filters do not require multipliers and the coefficient storage unlike in the normal digital FIR and IIR filters because of all filter coefficients are unity. Hence, it can be efficiently implemented to operate at high speed. Hence, this book describes the Very Large Scale Integration (VLSI) implementation of the CIC filters that are suitable for high performance audio applications. A total of five cascaded integrators and comb pairs were chosen to meet the design requirement, particularly the effect of signal aliasing to increase the performance. The CIC filter makes use of pipeline architecture that consists of fast adders.

[1]  James E. Stine.  Digital Computer Arithmetic Datapath Design Using Verilog HDL , 2003 .

[2]  Gabor C. Temes,et al.  A high-resolution multibit Sigma Delta ADC with digital correction and relaxed amplifier requirements , 1993 .

[3]  K. Halonen,et al.  1.0-volt, 9-bit pipelined CMOS ADC , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[4]  Dongwon See,et al.  Low-power decimation filters for oversampling ADCs via the decorrelating (DECOR) transform , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[5]  E. Hogenauer,et al.  An economical class of digital filters for decimation and interpolation , 1981 .

[6]  S.M. Fakhraie,et al.  A Comparative Study and Design of Decimation Filter for High-Precision Audio Data Converters , 2005, 2005 International Conference on Microelectronics.

[7]  H. Onodera,et al.  A cyclic A/D converter that does not require ratio-matched components , 1987, 1987 Symposium on VLSI Circuits.

[8]  Daniel Seidner,et al.  Polyphase antialiasing in resampling of images , 2005, IEEE Transactions on Image Processing.

[9]  Yong Hoon Lee,et al.  On the use of interpolated second-order polynomials for efficient filter design in programmable downconversion , 1999, IEEE J. Sel. Areas Commun..

[10]  Andreas Kaiser,et al.  A 1 V 1 mW digital-audio /spl Delta//spl Sigma/ modulator with 88 dB dynamic range using local switch bootstrapping , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[11]  C. Sidney Burrus,et al.  Multirate filter designs using comb filters , 1984 .

[12]  Sophocles J. Orfanidis,et al.  Introduction to signal processing , 1995 .

[13]  John W. Fattaruso,et al.  Self-calibration techniques for a second-order multibit sigma-delta modulator , 1993 .

[14]  Robert W. Stewart,et al.  High speed sharpening of decimating CIC filters , 2004 .

[15]  C. K. Yuen,et al.  Theory and Application of Digital Signal Processing , 1978, IEEE Transactions on Systems, Man, and Cybernetics.

[16]  Sau-Gee Chen,et al.  A novel iterative design technique for linear-phase FIR half-band filters , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[17]  Terri S. Fiez,et al.  A Nyquist-rate delta-sigma A/D converter , 1998 .

[18]  William C. Anderson,et al.  A 4.5 NS 96B CMQS ADDER DESIGN , 1992 .

[19]  R. Hamming,et al.  Sharpening the response of a symmetric nonrecursive filter by multiple use of the same filter , 1977 .

[20]  Gabor C. Temes,et al.  A tutorial discussion of the oversampling method for A/D and D/A conversion , 1990, IEEE International Symposium on Circuits and Systems.

[21]  W. Snelgrove,et al.  High speed polyphase CIC decimation filters , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[22]  Sanjit K. Mitra,et al.  Efficient sharpening of CIC decimation filter , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[23]  Gordana Jovanovic-Dolecek,et al.  A new cascaded modified CIC-cosine decimation filter , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[24]  A. L. Coban,et al.  A new fourth-order single-loop delta-sigma modulator for audio applications , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[25]  Hyuk Jun Oh,et al.  Multiplierless FIR filters based on cyclotomic and interpolated second-order polynomials with powers-of-two coefficients , 1997, Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to the Memory of Professor Mac Van Valkenburg.

[26]  Alan V. Oppenheim,et al.  Digital Signal Processing , 1978, IEEE Transactions on Systems, Man, and Cybernetics.

[27]  E.K.F. Lee,et al.  A 1-V, 8-bit successive approximation ADC in standard CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[28]  Markku Renfors,et al.  Decimation by irrational factor using CIC filter and linear interpolation , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[29]  Mark Cummings,et al.  FPGA in the software radio , 1999, IEEE Commun. Mag..

[30]  Gerhard Fettweis,et al.  Time-variant CIC-filters for sample rate conversion with arbitrary rational factors , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[31]  C.J.B. Fayomi,et al.  A 1-V, 10-bit rail-to-rail successive approximation analog-to-digital converter in standard 0.18 /spl mu/m CMOS technology , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[32]  James C. Candy,et al.  Decimation for Sigma Delta Modulation , 1986, IEEE Trans. Commun..

[33]  Ville Eerola,et al.  A stereo audio sigma-delta A/D-converter , 1994 .

[34]  H. Tenhunen,et al.  A Comparison Design of Comb Decimators for Sigma-Delta Analog-to-Digital Converters , 2000 .

[35]  Bruce A. Wooley,et al.  A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion , 1991 .

[36]  Markku Renfors,et al.  Flexible down-sampling using CIC filter with non-integer delay , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[37]  I. Fujimori,et al.  A 5-V single-chip delta-sigma audio A/D converter with 111 dB dynamic range , 1997 .

[38]  J. Takala,et al.  Power-efficient CIC decimator architecture for f/sub s//4-downconverting digital receivers , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[39]  Terri S. Fiez,et al.  A Low Oversampling Ratio 14b 500-kHz ADC with a Self-Calibrated Multibit DAC , 1996 .

[40]  M. Sakao,et al.  A high-density data-path generator with stretchable cells , 1994 .

[41]  Alan N. Willson,et al.  Application of filter sharpening to cascaded integrator-comb decimation filters , 1997, IEEE Trans. Signal Process..

[42]  Ashok K. Sharma,et al.  Programmable logic handbook , 1998 .

[43]  A. R. Feldman,et al.  A 13-bit, 1.4-MS/s sigma-delta modulator for RF baseband channel applications , 1998 .

[44]  A. von Jouanne,et al.  Use of sigma-delta modulation to control EMI from switch-mode power supplies , 2001, APEC '99. Fourteenth Annual Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings (Cat. No.99CH36285).

[45]  Fred J. Taylor,et al.  Pipelined Hogenauer CIC filters using field-programmable logic and residue number system , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[46]  Hannu Tenhunen,et al.  A partial-polyphase VLSI architecture for very high speed CIC decimation filters , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[47]  Brian P. Ginsburg,et al.  An energy-efficient charge recycling approach for a SAR converter with capacitive DAC , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[48]  J. Kaiser,et al.  Sharpening the response of a symmetric nonrecursive filter by multiple use of the same filter , 1977 .

[49]  Michael D. Ciletti,et al.  Advanced Digital Design with the Verilog HDL , 2010 .

[50]  Xieting Ling,et al.  Cascaded parallel oversampling sigma-delta modulators , 2000 .

[51]  Miodrag Potkonjak,et al.  Optimum and heuristic transformation techniques for simultaneous optimization of latency and throughput , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[52]  Chao-Liang Chen,et al.  Higher order sigma-delta modulation encoding for the design of efficient multiplierless FIR filters with powers-of-two coefficients , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[53]  P. Vaidyanathan.  Multirate Systems And Filter Banks , 1992 .

[54]  Mark Sandler,et al.  Measurement of nonlinearity in high-resolution sigma-delta converters , 1994 .

[55]  Taewhan Kim,et al.  Arithmetic optimization using carry-save-adders , 1998, DAC.

[56]  L. Rabiner,et al.  A digital signal processing approach to interpolation , 1973 .

[57]  Hannu Tenhunen,et al.  Implementation aspects of an oversampling D/A converter for DMT-ADSL systems , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[58]  J. Candy,et al.  The Structure of Quantization Noise from Sigma-Delta Modulation , 1981 .

[59]  L. P. Yaroslavsky,et al.  DFT and DCT based discrete sinc-interpolation methods for direct Fourier tomographic reconstruction , 2003, 3rd International Symposium on Image and Signal Processing and Analysis, 2003. ISPA 2003. Proceedings of the.

[60]  B. Fowler,et al.  A CMOS area image sensor with pixel-level A/D conversion , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[61]  S.R. Whiteley,et al.  High-speed decimation filter for delta-sigma analog-to-digital converter , 1999, IEEE Transactions on Applied Superconductivity.

[62]  R. Steele,et al.  Delta Modulation Systems , 1975 .

[63]  Mohamad Sawan,et al.  A low-voltage 38/spl mu/W sigma-delta modulator dedicated to wireless signal recording applications , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[64]  S. Biyiksiz,et al.  Multirate digital signal processing , 1985, Proceedings of the IEEE.

[65]  Rui Yang,et al.  On the synthesis of very sharp decimators and interpolators using the frequency-response masking technique , 2005, IEEE Transactions on Signal Processing.

[66]  Paul R. Gray,et al.  A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .

[67]  Baltasar Beferull-Lozano,et al.  Oversampled A/D conversion of non-bandlimited signals with finite rate of innovation , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[68]  Khaled Grati,et al.  Relaxed decimation filter specifications for wireless transceivers , 2002, 9th International Conference on Electronics, Circuits and Systems.

[69]  Manoj Kumar Shukla,et al.  Design of Cascaded-Integrator-Comb Filter for PSK Modem , 2005 .

[70]  Richard G. Lyons,et al.  Reducing CIC filter complexity , 2006, IEEE Signal Process. Mag..

[71]  Hannu Tenhunen,et al.  A 20-bit sigma-delta D/A converter prototype for audio applications , 1991 .

[72]  Ian Galton,et al.  Oversampling parallel delta-sigma modulator A/D conversion , 1996 .

[73]  Issac Kuan Chun Hsu.  A 70 MHz CMOS band-pass sigma-delta analog-to-digital converter for wireless receivers , 1999 .

[74]  D. B. Ribner,et al.  A comparison of modulator networks for high-order oversampled Sigma Delta analog-to-digital converters , 1991 .

[75]  Bosco Leung,et al.  The oversampling technique for analog to digital conversion: A tutorial overview , 1991 .

[76]  Uwe Meyer-Baese,et al.  Cost-effective Hogenauer cascaded integrator comb decimator filter design for custom ICs , 2005 .

[77]  R. H. Walden,et al.  A 3.2-GHz second-order delta-sigma modulator implemented in InP HBT technology , 1995, IEEE J. Solid State Circuits.

[78]  Steve Collins,et al.  Analysis and simulation of a cascaded delta delta-sigma modulator , 1999 .

[79]  Chris Dick,et al.  Configurable logic for digital communications: some signal processing perspectives , 1999, IEEE Commun. Mag..

[80]  Gordon L. Stüber,et al.  Modified CIC filter for sample rate conversion in software radio systems , 2003, IEEE Signal Processing Letters.

[81]  Robert W. Doran.  Variants of an Improved Carry Look-Ahead Adder , 1988, IEEE Trans. Computers.

[82]  Gabor C. Temes,et al.  Oversampling delta-sigma data converters : theory, design, and simulation , 1992 .

[83]  B. A. Wooley,et al.  A versatile, efficient digital filter for decimation and interpolation , 1993, Symposium 1993 on VLSI Circuits.

[84]  B. A. Wooley,et al.  A 1.8-V digital-audio sigma-delta modulator in 0.8-/spl mu/m CMOS , 1997 .

[85]  Bruce A. Wooley,et al.  A low-power, area-efficient digital filter for decimation and interpolation , 1994, IEEE J. Solid State Circuits.

[86]  David B. Chester,et al.  High-decimation digital filters , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.

[87]  P.R. Gray,et al.  A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR , 2004, IEEE Journal of Solid-State Circuits.

[88]  Jipeng Li,et al.  A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique , 2004 .

[89]  Mohamed I. Elmasry,et al.  A programmable power-efficient decimation filter for software radios , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[90]  M. F. Tompsett,et al.  A 10-b 15-MHz CMOS recycling two-step A/D converter , 1990 .

[91]  Kei-Yong Khoo,et al.  Efficient high-speed CIC decimation filter , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[92]  D. Goodman,et al.  Nine digital filters for decimation and interpolation , 1977 .