Performance analysis of a FPGA based novel binary and DBNS multiplier
暂无分享,去创建一个
[1] W. C. Miller,et al. Theory and Applications of the Double-Base Number System Submitted to IEEE Transactions on Computers , 1998 .
[2] W.C. Miller,et al. On efficient techniques for difficult operations in one and two-digit DBNS index calculus , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).
[3] Amitabha Sinha,et al. An FPGA Based Architecture of a Novel Reconfigurable Radio Processor for Software Defined Radio , 2009, 2009 International Conference on Education Technology and Computer.
[4] Tughrul Arslan,et al. 46th IEEE Midwest Symposium on Circuits and Systems (MWSCAS) , 2003 .
[5] Roberto Muscedere,et al. Efficient techniques for binary-to-multidigit multidimensional logarithmic number system conversion using range-addressable look-up tables , 2005, IEEE Transactions on Computers.
[6] John P. Hayes,et al. Computer Architecture and Organization , 1980 .
[7] Amitabha Sinha,et al. A novel architecture for conversion of binary to single digit double base numbers , 2010, CARN.
[8] Joseph Mitola,et al. Cognitive radio: making software radios more personal , 1999, IEEE Wirel. Commun..
[9] A. Sinha,et al. Radio Processor - A New Reconfigurable Architecture for Software Defined Radio , 2008, 2008 International Conference on Computer Science and Information Technology.
[10] Vanu G. Bose,et al. The impact of software radio on wireless networking , 1999, MOCO.
[11] Graham A. Jullien,et al. An array processor for inner product computations using a Fermat number ALU , 1995, Proceedings The International Conference on Application Specific Array Processors.
[12] Amitabha Sinha,et al. A new architecture for FPGA based implementation of conversion of binary to double base number system (DBNS) using parallel search technique , 2012, CARN.
[14] John V. Guttag,et al. Virtual radios , 1999, IEEE J. Sel. Areas Commun..
[15] Ahmad A. Hiasat,et al. New Efficient Structure for a Modular Multiplier for RNS , 2000, IEEE Trans. Computers.
[16] N. Kingsbury,et al. Digital filtering using logarithmic arithmetic , 1971 .
[17] Robert Tappan Morris,et al. Dynamic physical layers for wireless networks using software radio , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).
[18] C. Efstathiou,et al. Modified Booth modulo 2/sup n/-1 multipliers , 2004, IEEE Transactions on Computers.
[19] Majid Ahmadi,et al. A hybrid DBNS processor for DSP computation , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
[20] Graham A. Jullien,et al. Theory and Applications of the Double-Base Number System , 1999, IEEE Trans. Computers.