Potential design and transport property of 0.1-/spl mu/m MOSFET with asymmetric channel profile

This paper describes potential design and transport property of a 0.1-/spl mu/m n-MOSFET with asymmetric channel profile, which is formed by the tilt-angle ion-implantation after gate electrode formation. The relation between device performance and transport property of the asymmetric 0.1-/spl mu/m device is explored by Monte Carlo simulations, and measured electrical characteristics. The self-consistent Monte Carlo device simulation coupled with a process simulator reveals higher electron velocity at the source end of the channel and velocity overshoot at the source side of the channel, and the smaller high-energy tail of the distribution in the drain. This transport property creates high drain current, large transconductance, and low substrate current of the 0.1-/spl mu/m n-MOSFET with asymmetric channel profile.

[1]  G. Baccarani,et al.  An investigation of steady-state velocity overshoot in silicon , 1985 .

[2]  S. Chou,et al.  Relationship between measured and intrinsic transconductances of FET's , 1987, IEEE Transactions on Electron Devices.

[3]  G.J. Hu,et al.  Gate-voltage-dependent effective channel length and series resistance of LDD MOSFET's , 1987, IEEE Transactions on Electron Devices.

[4]  S. Laux,et al.  Monte-Carlo simulation of submicrometer Si n-MOSFETs at 77 and 300 K , 1988, IEEE Electron Device Letters.

[5]  Shinji Odanaka,et al.  SMART-P: rigorous three-dimensional process simulator on a supercomputer , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  D. Kern,et al.  High transconductance and velocity overshoot in NMOS devices at the 0.1- mu m gate-length level , 1988, IEEE Electron Device Letters.

[7]  Seiki Ogura,et al.  A new asymmetrical halo source GOLD drain (HS-GOLD) deep sub-half-micrometer n-MOSFET design for reliability and performance , 1989 .

[8]  David J. Frank,et al.  Monte Carlo analysis of semiconductor devices: the DAMOCLES program , 1990 .

[9]  M. Fukuma,et al.  Laterally-Doped Channel(LDC) Structure for Sub-Quarter Micron MOSFETs , 1991, 1991 Symposium on VLSI Technology.

[10]  S. Laux,et al.  Comments on "Monte Carlo simulation of transport in technologically significant semiconductors of the diamond and zinc-blende structures. II. Submicrometer MOSFETs" [with reply] , 1991 .

[11]  Bruno Riccò,et al.  Monte Carlo simulations of high energy electrons and holes in Si-n-MOSFET's , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  M. Fischetti.  Monte Carlo simulation of transport in technologically significant semiconductors of the diamond and zinc-blende structures. I. Homogeneous transport , 1991 .

[13]  Shinji Odanaka,et al.  SMART-II: a three-dimensional CAD model for submicrometer MOSFET's , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Yuan Taur,et al.  High performance 0.1 /spl mu/m CMOS devices with 1.5 V power supply , 1993, Proceedings of IEEE International Electron Devices Meeting.

[15]  Shinji Odanaka,et al.  Massively Parallel Computation For Monte Carlo Device Simulation , 1993, [Proceedings] 1993 International Workshop on VLSI Process and Device Modeling (1993 VPAD).

[16]  S. Kawamura,et al.  21-ps 0.1- mu m CMOS devices operating at room temperature , 1993, IEEE Electron Device Letters.

[17]  Y. G. Wey,et al.  Room temperature 0.1 /spl mu/m CMOS technology with 11.8 ps gate delay , 1993, Proceedings of IEEE International Electron Devices Meeting.

[18]  Atsushi Hori,et al.  A high performance 0.1 /spl mu/m MOSFET with asymmetric channel profile , 1995, Proceedings of International Electron Devices Meeting.

[19]  Shinji Odanaka,et al.  Massively parallel computation using a splitting-up operator method for three-dimensional device simulation , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..