The VLSI circuit test problem-a tutorial

Defect-free integrated circuits (IC) cannot be guaranteed by VLSI circuit manufacturers. Circuit complexity, IC defect anomalies, and economic considerations prevent complete validation of VLSI circuits. These VLSI test problems are especially acute in high-reliability designs and will only worsen as IC circuit size increases. Designers of IC, board, and system projects must be aware of the difficult engineering challenges that are involved in verifying high-quality ICs. The authors discuss these topics and emphasize the need for basic design for testability methods that must be used to alleviate these problems. >

[1]  Thomas Williams,et al.  Test Length in a Self-Testing Environment , 1985, IEEE Design & Test of Computers.

[2]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .

[3]  Roy L. Russo,et al.  On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.

[4]  Che-yu Li,et al.  Analysis of thermal stress‐induced grain boundary cavitation and notching in narrow Al‐Si metallizations , 1988 .

[5]  R. Daniels,et al.  Built-In Self-Test Trends in Motorola Microprocessors , 1985, IEEE Design & Test of Computers.

[6]  Edward J. McCluskey,et al.  IC quality and test transparency , 1989 .

[7]  S. C. Seth,et al.  Gutting chip-testing costs: Designing VLSI circuits for testability is the most efficient way to reduce the relative costs of assuring high chip reliability , 1985, IEEE Spectrum.

[8]  H. T. Nagle,et al.  Fundamentals of testability-a tutorial , 1989 .

[9]  Vishwani D. Agrawal,et al.  Cutting chip-testing costs , 1985 .

[10]  Richard D. Eldred.  Test Routines Based on Symbolic Logical Statements , 1959, JACM.

[11]  J. Black.  Electromigration failure modes in aluminum metallization for semiconductor devices , 1969 .

[12]  Kenneth Parker,et al.  Testability: Barriers to Acceptance , 1986, IEEE Design & Test of Computers.

[13]  Prabhakar Goel.  Test generation costs analysis and projections , 1980, DAC '80.

[14]  M.T.M. Segers,et al.  The Impact of Testing on VLSI Design Methods , 1981, ESSCIRC '81: 7th European Solid State Circuits Conference.

[15]  H. E. Oldham,et al.  Comparison of MOS processes for VLSI , 1983 .

[16]  Parker,et al.  Design for Testability—A Survey , 1982, IEEE Transactions on Computers.

[17]  John Paul Shen,et al.  Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.