Metrics for the Measurement of the Quality of Stimuli in Radiation Testing Using Fast Hardware Emulation

Radiation Testing of unstructured digital circuits presents an extended set of difficulties related with detection and propagation of the faults to the primary outputs. Stimuli have to be chosen thinking on the possibility of propagating the faults through the logic to the primary outputs. Moreover, the set of stimuli should be selected to enhance the observability of both the time and location of the internal faults.

[1]  Massimo Violante,et al.  Automatic generation of validation stimuli for application-specific processors , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[2]  J.N. Tombs,et al.  Selective Protection Analysis Using a SEU Emulator: Testing Protocol and Case Study Over the Leon2 Processor , 2007, IEEE Transactions on Nuclear Science.

[3]  Massimo Violante,et al.  Coping With the Obsolescence of Safety- or Mission-Critical Embedded Systems Using FPGAs , 2011, IEEE Transactions on Industrial Electronics.

[4]  J.M. Mogollon,et al.  FTUNSHADES2: A novel platform for early evaluation of robustness against SEE , 2011, 2011 12th European Conference on Radiation and Its Effects on Components and Systems.

[5]  Daniel P. Siewiorek,et al.  Predeployment validation of fault-tolerant systems through software-implemented fault insertion , 1989 .

[6]  Y. Savaria,et al.  On the use of model checking for the verification of a dynamic signature monitoring approach , 2005, IEEE Transactions on Nuclear Science.

[8]  Yong Kim,et al.  Real-Time Fault Detection and Diagnostics Using FPGA-based Architectures , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[9]  Heather M. Quinn,et al.  A Test Methodology for Determining Space Readiness of Xilinx SRAM-Based FPGA Devices and Designs , 2009, IEEE Transactions on Instrumentation and Measurement.

[10]  H. Guzman-Miranda,et al.  Real time SEU detection and diagnosis for safety or mission-critical ICs using HASH library-based fault dictionaries , 2011, 2011 12th European Conference on Radiation and Its Effects on Components and Systems.

[11]  J.D. Cressler,et al.  SEU Error Signature Analysis of Gbit/s SiGe Logic Circuits Using a Pulsed Laser Microprobe , 2006, IEEE Transactions on Nuclear Science.

[12]  Akashi Satoh,et al.  ASIC hardware focused comparison for hash functions MD5, RIPEMD-160, and SHS , 2005, International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II.

[13]  C. Lopez-Ongil,et al.  Autonomous Fault Emulation: A New FPGA-Based Acceleration System for Hardness Evaluation , 2007, IEEE Transactions on Nuclear Science.

[14]  J. Napoles,et al.  A Complete Emulation System for Single Event Effects Analysis , 2008, 2008 4th Southern Conference on Programmable Logic.

[15]  Oliver Chiu-sing Choy,et al.  Hardware emulation board based on FPGAs and programmable interconnections , 1994, Proceedings of IEEE 5th International Workshop on Rapid System Prototyping.