Performance evaluation of SRAM cells in 22nm predictive CMOS technology
暂无分享,去创建一个
[1] Yu Cao,et al. New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).
[2] A. Sedra. Microelectronic circuits , 1982 .
[3] E. Morifuji,et al. Supply and threshold-Voltage trends for scaled logic and SRAM MOSFETs , 2006, IEEE Transactions on Electron Devices.
[4] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[5] K. Roy,et al. DRG-cache: a data retention gated-ground cache for low power , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).
[6] Tadayoshi Enomoto,et al. A self-controllable voltage level (SVL) circuit and its low-power high-speed CMOS circuit applications , 2003, IEEE J. Solid State Circuits.
[7] T. Sakurai,et al. 90% write power-saving SRAM using sense-amplifying memory cell , 2004, IEEE Journal of Solid-State Circuits.
[8] Kaushik Roy,et al. A single-Vt low-leakage gated-ground cache for deep submicron , 2003, IEEE J. Solid State Circuits.
[9] A. Devgan,et al. Efficient techniques for gate leakage estimation , 2003, Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03..
[10] Kiat Seng Yeo,et al. Low Voltage, Low Power VLSI Subsystems , 2004 .
[11] Yu Cao,et al. New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.
[12] E. Morifuji,et al. Power Optimization for SRAM and Its Scaling , 2007, IEEE Transactions on Electron Devices.