The access control on data is usually on per memory page basis and is implemented in the Translation Lookaside Buffer (TLB) via page tables managed by memory management of operating systems. In addition, to optimize the memory reference performance, it is desirable to specify if a page should be encached or not, so that unnecessary and undesirable data encaching will be avoided. It is also desirable to be able to specify if maintaining data coherency in a multiprocessing system is required. Such maintenance demands a lot of checking, which creates performance bottlenecks and system complexity, but only a small percentage of data requires absolute data coherency. In all these cases, pages are not logical entities for such attributes or characteristic assignments. Better choices are the operands, which can map directly to the variables in a program.In this paper, we are proposing an architecture to support the access control, the maintenance requirement of data coherency and optional encaching on data as system attributes on individual operands.
[1]
Dhiraj K. Pradhan,et al.
Two economical directory schemes for large-scale cache coherent multiprocessors
,
1991,
CARN.
[2]
Anant Agarwal,et al.
Directory-based cache coherence in large-scale multiprocessors
,
1990,
Computer.
[3]
Per Stenström,et al.
A Survey of Cache Coherence Schemes for Multiprocessors
,
1990,
Computer.
[4]
Laxmi N. Bhuyan,et al.
Design of an Adaptive Cache Coherence Protocol for Large Scale Multiprocessors
,
1992,
IEEE Trans. Parallel Distributed Syst..
[5]
Lee-Ming Cheng,et al.
A heterogeneous multiprocessing computer system with shared memory
,
1993,
Proceedings of TENCON '93. IEEE Region 10 International Conference on Computers, Communications and Automation.