Smart compiler embedded computing systems based on cluster parallelism

The current research looks at possibilities of creating a smart compiler based on explicit and implicit cluster parallelism, and suggests a design option. With this view, smart compilation procedures are studied, and we also analyze the algorithms of explicit parallelism, and define a production model of and expert system to monitor operations and build a route. We define an algorithm of implicit parallelism of multi-criterion fuzzy choice based on definitions of algorithms of “criteria value evaluation” and “route effectiveness evaluation”.

[1]  Lotfi A. Zadeh,et al.  Fuzzy Logic and Its Application to Approximate Reasoning , 1974, IFIP Congress.

[2]  Vladimir Ruchkin,et al.  Clustering, restorability and designing of embedded computer systems based on neuroprocessors , 2013, 2013 2nd Mediterranean Conference on Embedded Computing (MECO).

[3]  Menno Lindwer,et al.  Automatic architecture synthesis and application mapping for application-specific customizable MPSoCs , 2010 .

[4]  Eugene Larkin,et al.  Estimation of latency in embedded real-time systems , 2014, 2014 3rd Mediterranean Conference on Embedded Computing (MECO).

[5]  Henk Corporaal,et al.  Construction and exploitation of VLIW ASIPs with heterogeneous vector-widths , 2014, Microprocess. Microsystems.

[6]  Lotfi A. Zadeh,et al.  Computing with Words - Principal Concepts and Ideas , 2012, Studies in Fuzziness and Soft Computing.

[7]  Henk Corporaal,et al.  Instruction-set architecture exploration of VLIW ASIPs using a genetic algorithm , 2014, 2014 3rd Mediterranean Conference on Embedded Computing (MECO).

[8]  Paolo Meloni,et al.  ASAM: Automatic Architecture Synthesis and Application Mapping , 2012, 2012 15th Euromicro Conference on Digital System Design.