Conventional versus Vedic Mathematical Method for Hardware Implementation of a Multiplier

Aim of this paper is to compare and prove implementation of normal multiplication and Vedic multiplication (using Urdhva Tiryakbhyam Sutra) on digital hardware requires same number of multiplication and addition operations.It makes difference only for mental calculations. Few VHDL codes has been developed for this. All multipliers has been tested for 16X16 multiplications for comparison. Test vectors has been given through a text file. Implementation has been done for the Xilinx FPGA device, Virtex XCV 300 -6PQ240. Various multiplier implementations such as Array multiplier, Multiplier Macro, Vedic multiplier with full partitioning, Vedic multiplier using 4 bit macro, multiplier using 4 bit macro, fully Recursive Vedic multiplier, Vedic multiplier using 8 bit macro have been tested and compared for optimum area and speed.

[1]  M.B. Srinivas,et al.  An efficient method of elliptic curve encryption using Ancient Indian Vedic Mathematics , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[2]  M.B. Srinivas,et al.  Design and analysis of a novel parallel square and cube architecture based on ancient Indian Vedic mathematics , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[3]  Purushottam D. Chidgupkar,et al.  The Implementation of Vedic Algorithms in Digital Signal Processing* , 2005 .

[4]  S. Akhter.  VHDL implementation of fast NxN multiplier based on vedic mathematic , 2007, 2007 18th European Conference on Circuit Theory and Design.

[5]  M.C. Hanumantharaju,et al.  A High Speed Block Convolution Using Ancient Indian Vedic Mathematics , 2007, International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007).

[6]  S. Kumaravel,et al.  VLSI Implementation of High Performance RSA Algorithm Using Vedic Mathematics , 2007, International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007).

[7]  S. Ravishankar,et al.  Implementation of Novel Bit Loading Algorithm with Power Cut-Back in ADSL Transmitter on DSP , 2007, International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007).