A 4mW 1 GS/s continuous-time ΔΣ modulator with 15.6MHz bandwidth and 67 dB dynamic range

We present architectural and circuit design details of a single-bit continuous-time ΔΣ modulator in 0.13 μm CMOS sampling at 1 GS/s. The “assisted opamp technique” is used to obtain high linearity with low power consumption. Analysis of the effects of timing-skew between the feedback and assistant DACs is given. The converter achieves a dynamic range of 67 dB in 15.6 MHz bandwidth and consumes 4 mW. The figure of merit (FOM) of the modulator is 93 fJ/level.1

[1]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[2]  Gerhard Mitteregger,et al.  with 20MHz Signal Bandwidth and 12b ENOB , 2006 .

[3]  Michel Steyaert,et al.  A Single Bit 6.8mW 10MHz Power-Optimized CTDS with 67dB DR in 90nm CMOS , 2009 .

[4]  Shanthi Pavan.  Systematic Design Centering of Continuous Time Oversampling Converters , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  J. Mavor,et al.  Digest of Technical Papers ESSCIRC'87 , 1987 .

[6]  Shanthi Pavan.  Alias Rejection of Continuous-Time Modulators With Switched-Capacitor Feedback DACs , 2011 .

[7]  Edgar Sánchez-Sinencio,et al.  A 20MHz BW 68dB DR CT ΔΣ ADC based on a multi-bit time-domain quantizer and feedback element , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  C. Holuigue,et al.  A 14b 20mW 640MHz CMOS CT /spl Delta//spl Sigma/ ADC with 20MHz Signal Bandwidth and 12b ENOB , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  Robert H. M. van Veldhoven,et al.  A 56 mW Continuous-Time Quadrature Cascaded $\Sigma\Delta$ Modulator With 77 dB DR in a Near Zero-IF 20 MHz Band , 2007, IEEE Journal of Solid-State Circuits.

[10]  Krishnamurthy Soumyanath,et al.  A 28mW Spectrum-Sensing Reconfigurable 20MHz 72dB-SNR 70dB-SNDR DT ΔΣ ADC for 802.11n/WiMAX Receivers , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  Michiel Steyaert,et al.  A single bit 6.8mW 10MHz power-optimized continuous-time ΔΣ with 67dB DR in 90nm CMOS , 2009, 2009 Proceedings of ESSCIRC.

[12]  K. Reddy,et al.  A 20.7mW continuous-time ΔΣ modulator with 15MHz bandwidth and 70 dB dynamic range , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[13]  Akira Matsuzawa,et al.  A Fifth-Order Continuous-Time Delta-Sigma , 2010 .

[14]  Shanthi Pavan,et al.  Power Reduction in Continuous-Time Delta-Sigma Modulators Using the Assisted Opamp Technique , 2010, IEEE Journal of Solid-State Circuits.

[15]  Min C. Park,et al.  A 0.13µm CMOS 78dB SNDR 87mW 20MHz BW CT ΔΣ ADC with VCO-based integrator and quantizer , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[16]  Hajime Shibata,et al.  A 100mW 10MHz-BW CT ΔΣ Modulator with 87dB DR and 91dBc IMD , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.