Logic synthesis for automatic layout

The author present an attempt to automate the design of complex modules using a synthesis tool. They aim at generating automatically and directly the layout of a module using complex MOS cells from a behavioural specification. The re-design of the library elements for a new technology would then be replaced by only some changes in the technology files. The two main steps presented in this paper are the decomposition of the initial netlist into complex MOS cells with adequate characteristics and the layout generation for the complex cells.<<ETX>>

[1]  Takao Uehara,et al.  Optimal Layout of CMOS Functional Arrays , 1978, 16th Design Automation Conference.

[2]  Michel Robert,et al.  Formal sizing rules of CMOS circuits , 1991, Proceedings of the European Conference on Design Automation..

[3]  Shuo Huang,et al.  Improved gate matrix layout , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Uehara,et al.  Optimal Layout of CMOS Functional Arrays , 1981 .

[5]  Regis Leveugle,et al.  A channelless layout for multilevel synthesis with compiled cells , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  Jochen A. G. Jess,et al.  Technology mapping for standard-cell generators , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[7]  John P. Hayes,et al.  Layout Optimization of CMOS Functional Cells , 1987, 24th ACM/IEEE Design Automation Conference.

[8]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  G. Saucier,et al.  Systematic and Optimized Layout of MOS Cells , 1985, DAC 1985.

[10]  A.D. Lopez,et al.  A Dense Gate Matrix Layout Method for MOS VLSI , 1980, IEEE Journal of Solid-State Circuits.

[11]  John P. Hayes,et al.  Layout optimization of static CMOS functional cells , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  G. DeMicheli,et al.  Automatic layout and optimization of static CMOS cells , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[13]  D. Deschacht,et al.  Evaluation of VLSI layout style implementations for efficiency , 1991, Euro ASIC '91.

[14]  Gabriele Saucier,et al.  Multilevel synthesis minimizing the routing factor , 1991, DAC '90.

[15]  Ron Y. Pinter,et al.  Optimal Chaining of CMOS Transistors in a Functional Cell , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Gabriele Saucier,et al.  A technology mapping method based on perfect and semi-perfect matchings , 1991, 28th ACM/IEEE Design Automation Conference.

[17]  Jan Madsen.  A new approach to optimal cell synthesis , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.