Simplified logic for first-order and second-order mismatch-shaping digital-to-analog converters

Mismatch-shaping digital-to-analog converters (DACs) have become widely used in high-performance delta-sigma data converters because they facilitate delta-sigma modulators with multibit quantization. Relative to single-bit quantization, multibit quantization significantly relaxes the analog circuit performance necessary to achieve a given level of data converter precision, but significant digital logic is required to perform the mismatch shaping. In modern very large scale integration processes optimized for digital circuitry, this tends to be a good tradeoff in terms of both area and power consumption. It is nonetheless desirable to minimize the digital complexity as much as possible. Moreover, in delta-sigma analog-to-digital converters the mismatch-shaping logic is in the feedback path of the delta-sigma modulator, so it is essential to maintain a sufficiently small propagation delay through the mismatch-shaping logic. This paper presents and analyzes several variations of the switching blocks within a tree-structured mismatch-shaping DAC that result in the most hardware-efficient first-order and second-order mismatch-shaping DAC implementations yet known to the authors. The variations presented allow designers to tradeoff complexity for propagation-delay reduction so as to tailor designs to specific applications.

[1]  Zdzislaw Czarnul,et al.  A straightforward design of mismatch-shaped multi-bit /spl Delta//spl Sigma/ D/A systems , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[2]  R. Adams,et al.  A stereo multi-bit /spl Sigma//spl Delta/ D/A with asynchronous master-clock interface , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Christofer Toumazou,et al.  A novel architecture for reducing the sensitivity of multibit sigma-delta ADCs to DAC nonlinearity , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[4]  Ian Galton,et al.  A 12 mW ADC delta-sigma modulator with 80 dB of dynamic range integrated in a single-chip Bluetooth transceiver , 2001 .

[5]  L. Longo,et al.  A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[6]  C. Samori,et al.  Double-index averaging: a novel technique for dynamic element matching in /spl Sigma/-/spl Delta/ A/D converters , 1999 .

[7]  Akira Yasuda,et al.  A third-order ΔΣ modulator using second-order noise-shaping dynamic element matching , 1998, IEEE J. Solid State Circuits.

[8]  William Redman-White,et al.  Improved dynamic linearity in multi-level Sigma - Delta converters by spectral dispersion of D/A distortion products , 1989 .

[9]  K. Vleugels,et al.  A 2.5 V broadband multi-bit /spl Sigma//spl Delta/ modulator with 95 dB dynamic range , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[10]  Robert Henderson,et al.  A 19-bit low-power multibit sigma-delta ADC based on data weighted averaging , 1997 .

[11]  O.J.A.P. Nys,et al.  An analysis of dynamic element matching techniques in sigma-delta modulation , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[12]  Ian Galton,et al.  The mismatch-noise PSD from a tree-structured DAC in a second-order /spl Delta//spl Sigma/ modulator with a midscale input , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[13]  Dan P. Scholnik,et al.  Vector delta-sigma modulation with integral shaping of hardware-mismatch errors , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[14]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[15]  B. Leung,et al.  Multibit Sigma - Delta A/D converter incorporating a novel class of dynamic element matching techniques , 1992 .

[16]  I. Fujimori,et al.  A multibit delta-sigma audio DAC with 120-dB dynamic range , 2000, IEEE Journal of Solid-State Circuits.

[17]  Luis Hernandez.  Binary weighted D/A converters with mismatch-shaping , 1997 .

[18]  I. Galton,et al.  An audio ADC delta-sigma modulator with 100 dB SINAD and 102 dB DR using a second-order mismatch-shaping DAC , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[19]  Ian Galton,et al.  A reduced-complexity mismatch-shaping DAC for delta-sigma data converters , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[20]  Ian Galton.  Spectral shaping of circuit errors in digital-to-analog converters , 1997 .

[21]  I. Fujimori,et al.  A 90 dB SNR, 2.5 MHz output rate ADC using cascaded multibit /spl Delta//spl Sigma/ modulation at 8x oversampling ratio , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[22]  H. Lin,et al.  Multi-bit DAC with noise-shaped element mismatch , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[23]  I. Galton,et al.  An audio ADC Delta-Sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC , 2001, IEEE J. Solid State Circuits.

[24]  Xue-Mei Gong,et al.  A 120 dB multi-bit SC audio DAC with second-order noise shaping , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[25]  H. Terasawa,et al.  A 3 V 22 mW multi-bit current-mode /spl Sigma//spl Delta/ DAC with 100 dB dynamic range , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[26]  Terri S. Fiez,et al.  A spurious-free delta-sigma DAC using rotated data weighted averaging , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[27]  Gabor C. Temes,et al.  Mismatch-shaping serial digital-to-analog converter , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[28]  Colin Lyden,et al.  Comparison of mismatch error shaping in multibit oversampled converters , 1998 .

[29]  R. Schreier,et al.  Noise-shaped multbit D/A convertor employing unit elements , 1995 .

[30]  Colin Lyden,et al.  Tree structure for mismatch noise-shaping multibit DAC , 1997 .

[31]  B. A. Minch,et al.  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing , 1998 .

[32]  K. Nguyen,et al.  A 113 dB SNR oversampling DAC with segmented noise-shaped scrambling , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[33]  Tai-Haur Kuo,et al.  An improved technique for reducing baseband tones in sigma-delta modulators employing data weighted averaging algorithm without adding dither , 1999 .

[34]  M. Vadipour.  Techniques for preventing tonal behavior of data weighted averaging algorithm in /spl Sigma/-/spl Delta/ modulators , 2000 .

[35]  W. Redman-White,et al.  Improved dynamic linearity in multi-level Σ-Δ converters by spectral dispersion of D/A distortion products , 1989 .

[36]  A 12 mW ADC delta-sigma modulator with 80 dB of dynamic range integrated in a single-chip Bluetooth transceiver , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[37]  T. Sugimoto,et al.  A 1.5 V, 4.1 mW dual channel audio delta-sigma D/A converter , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[38]  Feng Chen,et al.  A High Resolution Multibit Sigma-delta Modulator With Individual Level Averaging , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[39]  Robert Henderson,et al.  Dynamic element matching techniques with arbitrary noise shaping function , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[40]  Morteza Vadipour.  Techniques for preventing tonal behavior of data weighted averaging algorithm in σ-δ modulator , 2000 .

[41]  Gabor C. Temes,et al.  A highly linear low-power 10 bit DAC for GSM , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[42]  J. Steensgaard.  High-resolution mismatch-shaping digital-to-analog converters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[43]  I. Galton,et al.  A 3.3-V single-poly CMOS audio ADC delta-sigma modulator with 98-dB peak SINAD and 105-dB peak SFDR , 2000, IEEE Journal of Solid-State Circuits.

[44]  W. Sansen,et al.  A high-performance multibit /spl Delta//spl Sigma/ CMOS ADC , 2000, IEEE Journal of Solid-State Circuits.

[45]  Toshihiko Hamasaki,et al.  A 3 V 22 mW multi-bit current-mode ΣΔ DAC with 100 dB dynamic range , 1996 .

[46]  Luis Hernandez.  A model of mismatch-shaping D/A conversion for linearized DAC architectures , 1998 .

[47]  Todd L. Brooks,et al.  A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .