A Comprehensive Performance Evaluation of Crossbar Networks

A comprehensive model for evaluating crossbar networks in which the memory bandwidth and processor acceptance probability are primary measures considered is presented. This analytical model includes all important network control policies, such as the bus arbitration and rejected request handling policies, as well as the home memory concept. Computer simulation validates the correctness of the model. It is confirmed that the home memory and dynamic bus arbitration policy improve the network performance. >

[1]  Janak H. Patel Analysis of Multiprocessors with Private Cache Memories , 1982, IEEE Transactions on Computers.

[2]  Janak H. Patel,et al.  Memory Interference in Synchronous Multiprocessor Systems , 1982, IEEE Transactions on Computers.

[3]  Yu-cheng Liu,et al.  Analysis of Prioritized Crossbar Multiprocessor Systems , 1989, J. Parallel Distributed Comput..

[4]  Mateo Valero,et al.  Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors , 1982, IEEE Transactions on Computers.

[5]  Trevor Mudge,et al.  Probabilistic analysis of a crossbar switch , 1982, ISCA 1982.

[6]  Dileep Bhandarkar,et al.  Analysis of Memory Interference in Multiprocessors , 1975, IEEE Transactions on Computers.

[7]  B. A. Bowen,et al.  Performance of Cross-Bar Multiprocessor Systems , 1983, IEEE Transactions on Computers.

[8]  Duncan H. Lawrie,et al.  On the Effective Bandwidth of Parallel Memories , 1977, IEEE Transactions on Computers.

[9]  Adarshpal S. Sethi,et al.  Interference in Multiprocessor Systems with Localized Memory Access Probabilities , 1979, IEEE Transactions on Computers.

[10]  Laxmi N. Bhuyan An Analysis of Processor-Memory Interconnection Networks , 1985, IEEE Transactions on Computers.

[11]  B. Ramakrishna Rau,et al.  Interleaved Memory Bandwidth in a Model of a Multiprocessor Computer System , 1979, IEEE Transactions on Computers.

[12]  Yu-cheng Liu,et al.  Effective Memory Bandwidth and Processor Blocking Probability in Multiple-Bus Systems , 1987, IEEE Trans. Computers.

[13]  CORNELIS H. HOOGENDOORN A General Model for Memory Interference in Multiprocessors , 1977, IEEE Transactions on Computers.

[14]  Mary K. Vernon,et al.  Exact Performance Estimates for Multiprocessor Memory and Bus Interference , 1987, IEEE Transactions on Computers.