A low power CMOS compatible embedded EEPROM for passive RFID tag

A 512-bit low-voltage CMOS-compatible EEPROM is developed and embedded into a passive RFID tag chip using 0.18@mm CMOS technology. The write voltage is halved by adopting a planar EEPROM cell structure. The wide Vth distribution of as-received memory cells is mitigated by an initial erase and further reduced by an in-situ regulated erase operation using negative feedback. Although over-programmed charges leak from the floating gates over several days, the remaining charges are retained without further loss. The 512-bit planar EEPROM occupies 0.018mm^2 and consumes 14.5 and 370@mW for read and write at 85^oC, respectively.

[1]  D. Yamazaki,et al.  A Passive UHF RF Identification CMOS Tag IC Using Ferroelectric RAM in 0.35-$\mu{\hbox {m}}$ Technology , 2007, IEEE Journal of Solid-State Circuits.

[2]  Martin Fischer,et al.  Fully integrated passive UHF RFID transponder IC with 16.7-μW minimum RF input power , 2003, IEEE J. Solid State Circuits.

[3]  Kee-Won Kwon,et al.  A Highly Reliable, Low Power Non-Volatile Memory Cell Utilizing Localized Voltage Bootstrapping , 2008 .

[4]  S. Simmons,et al.  A study on the VLSI implementation of ECC for embedded DRAM , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).

[5]  C. L. Chen.  Error-correcting codes for semiconductor memories , 1984, ISCA 1984.

[6]  J. Sune,et al.  A comprehensive investigation of gate oxide breakdown of P+Poly/PFETs under inversion mode , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[7]  Nuggehalli M. Ravindra,et al.  Fowler-Nordheim tunneling in thin SiO2 films , 1992 .

[8]  P.V. Nikitin,et al.  Theory and measurement of backscattering from RFID tags , 2006, IEEE Antennas and Propagation Magazine.

[9]  Ron Oliver,et al.  Design of ultra-low-cost UHF RFID tags for supply chain applications , 2004, IEEE Communications Magazine.