An Embedded 32b Microprocessor Core for Low-Power and High-Performance Applications
暂无分享,去创建一个
Yuyun Liao | Lawrence T. Clark | Manish Biyani | Stephen Strazdus | Eric J. Hoffman | Jay Miller | Michael Morrow | Kimberley E. Velarde | Mark A. Yarch
[1] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[2] Yuyun Liao,et al. A scalable performance 32 b microprocessor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[3] Michael Zhang,et al. Highly-Associative Caches for Low-Power Processors , 2000 .
[4] P. Bai,et al. A high performance 180 nm generation logic technology , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[5] Richard T. Witek,et al. A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[6] Steve Furber,et al. ARM System Architecture , 1996 .
[7] David Seal,et al. ARM Architecture Reference Manual , 2001 .
[8] Bharadwaj Amrutur,et al. A replica technique for wordline and sense control in low-power SRAM's , 1998, IEEE J. Solid State Circuits.