Process Algebra Based SoC Test Scheduling for Test Time Minimization

Test scheduling is crucially important for optimal SoC test automation to allocate the limited available test resources. The minimized test application time can be achieved by test pipelining. However the test power consumption incurred during test procedure must be controlled in order not to offend the allowed maximal power dissipation thus avoiding damaging the system under test. Process algebra is the adept to deal with concurrent behaviors, based on this, the test scheduling scheme for SoC cores concurrent test is outlined by mapping the parallel test actions into concurrent processes. The algorithm for SoC test scheduling based on process algebra (TS-PA) under multiple constraints (test power dissipation, test resources and test priorities) is given. Experimental results prove the effectiveness of the proposed method.

[1]  Santanu Chattopadhyay,et al.  Test Scheduling for Core-Based SOCs Using Genetic Algorithm Based Heuristic Approach , 2007, ICIC.

[2]  Shambhu J. Upadhyaya,et al.  Dynamically partitioned test scheduling with adaptive TAM configuration for power-constrained SoC testing , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  E.J. Marinissen,et al.  Scan chain design for test time reduction in core-based ICs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[4]  Sandeep Koranne,et al.  Design of reconfigurable access wrappers for embedded core based SOC test , 2002, Proceedings International Symposium on Quality Electronic Design.

[5]  Hideo Fujiwara,et al.  Efficient test solutions for core-based designs , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Hideo Fujiwara,et al.  Shelf Packing to the Design and Optimization of A Power-Aware Multi-Frequency Wrapper Architecture for Modular IP Cores , 2007, 2007 Asia and South Pacific Design Automation Conference.

[7]  Shambhu J. Upadhyaya,et al.  A generic resource distribution and test scheduling scheme for embedded core-based SoCs , 2004, IEEE Transactions on Instrumentation and Measurement.

[8]  Jos C. M. Baeten,et al.  A brief history of process algebra , 2005, Theor. Comput. Sci..

[9]  Hideo Fujiwara,et al.  An SoC Test Scheduling Algorithm using Reconfigurable Union Wrappers , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[10]  Krishnendu Chakrabarty,et al.  System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Yu Hu,et al.  Pair balance-based test scheduling for SOCs , 2004, 13th Asian Test Symposium.

[12]  Sandeep Koranne,et al.  Solving the SoC test scheduling problem using network flow and reconfigurable wrappers , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[13]  Sandeep Koranne,et al.  On the use of k-tuples for SoC test schedule representation , 2002, Proceedings. International Test Conference.

[14]  Krishnendu Chakrabarty,et al.  Test scheduling for core-based systems using mixed-integer linearprogramming , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..