A 39.8Gb/s to 43.1Gb/s SFI-5 compliant 16:1 multiplexer and 1:16 demultiplexer for optical communication systems

A 16:1 multiplexer and 1:16 demultiplexer, designed using a 0.18 /spl mu/m SiGe BiCMOS process, operates at data rates between 39.8 Gb/s and 43.1 Gb/s. The demultiplexer features an integrated CDR (clock and data recovery) with an input sensitivity of 25 mV at 40 Gb/s and 40 mV at 43 Gb/s. The multiplexer has an integrated CMU (clock multiplier unit) and an output voltage swing of 1 Vp-p differential with 165 fs rms jitter. Both chips are SFI-5 compliant. The multiplexer and demultiplexer dissipate 10 W and 4.7 W of power, respectively, using supply voltages of -3.6 V and 1.2 V (or 1.8 V).

[1]  M.G. Case,et al.  A fully integrated 43.2 Gb/s clock and data recovery and 1:4 DEMUX IC in InP HBT technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  M. Meghelli,et al.  A 0.18 /spl mu/m SiGe BiCMOS receiver and transmitter chipset for SONET OC-768 transmission systems , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[3]  K. Ohhata,et al.  43 Gb/s full-rate-clock 16:1 multiplexer and 1:16 demultiplexer with SFI-5 interface in SiGe BiCMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  Hai Tao,et al.  A 40/43 Gb/s SONET OC-768 SiGe 4:1 MUX/CMU , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[5]  Hai Tao,et al.  An SFI-5 compliant 16:4 multiplexer for OC-768 systems , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  Hai Tao,et al.  A 40-43Gb/s clock and data recovery IC with integrated SFI-5 1:16 demultiplexer in SiGe technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..