Flexible transistor matrix (FTM)

This paper describes a new layout style called the Flexible Transistor Matrix (FTM) for large scale CMOS module generation. FTM uses two layers of metal. Compared to Gate Matrix, FTM can generate significantly better results. In addition, the algorithm can control the aspect ratio, 1/0 pin positions and different transistor sizes.

[1]  Sung-Mo Kang.  Metal--Metal Matrix (M /sup 3/) for High-Speed MOS VLSI Layout , 1987, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Melvin A. Breuer,et al.  A class of min-cut placement algorithms , 1988, DAC '77.

[3]  Shuo Huang,et al.  Improved gate matrix layout , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[5]  Charles M. Fiduccia,et al.  A linear-time heuristic for improving network partitions , 1988, 25 years of DAC.

[6]  Rui Wang,et al.  Gate Matrix Layout , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple Constrained Folding of Programmable Logic Arrays: Theory and Applications , 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Akihiro Hashimoto,et al.  Wire routing by optimizing channel assignment within large apertures , 1971, DAC.

[9]  A.D. Lopez,et al.  A Dense Gate Matrix Layout Method for MOS VLSI , 1980, IEEE Journal of Solid-State Circuits.