Role of Device Dimensions and Layout on the Analog Performance of Gate-First HKMG nMOS Transistors

This paper discusses in detail the effects of device dimensions and layout/design rules on the analog performance of gate-first high-K gate dielectrics and metal gate (HKMG) nMOS transistors. It is observed through detailed measurements that the transconductance of HKMG nMOS transistors increases with the reduction in the channel width. The 80-nm wide HKMG nMOS transistors show 1.3× improvement in the intrinsic gain and ~27% improvement in the transconductance generation efficiency compared with a 1000-nm wide transistor. The similar behavior is observed for all gate lengths. The physical mechanisms responsible for this behavior are identified and explained. It is finally shown that the analog performance of the HKMG nMOS transistors could be further improved by dividing a single active finger into multiple active fingers, by increasing active-to-active spacing, by increasing the gate pitch, and by eliminating the active dummies.

[1]  Hei Wong,et al.  Effects and mechanisms of nitrogen incorporation into hafnium oxide by plasma immersion implantation , 2007 .

[2]  Denis Flandre,et al.  SOI CMOS Transistors for RF and Microwave Applications , 2001 .

[3]  Anomalous Width Dependence of Gate Current in High- $K$ Metal Gate nMOS Transistors , 2015, IEEE Electron Device Letters.

[4]  J. Robertson.  High dielectric constant gate oxides for metal oxide Si transistors , 2006 .

[5]  Denis Flandre,et al.  A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA , 1996, IEEE J. Solid State Circuits.

[6]  G. Curello,et al.  A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications , 2012, 2012 International Electron Devices Meeting.

[7]  M. Mouis,et al.  Carrier transport in HfO/sub 2//metal gate MOSFETs: physical insight into critical parameters , 2006, IEEE Transactions on Electron Devices.

[8]  M. Sherony,et al.  New layout dependency in high-k/Metal Gate MOSFETs , 2011, 2011 International Electron Devices Meeting.

[9]  S.-J. Choi,et al.  A 32nm SoC platform technology with 2nd generation high-k/metal gate transistors optimized for ultra low power, high performance, and high density product applications , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[10]  A. M. Walke,et al.  Effects of Small Geometries on the Performance of Gate First High- $\kappa$ Metal Gate NMOS Transistors , 2012, IEEE Transactions on Electron Devices.

[11]  D. Daley,et al.  Advanced modeling and optimization of high performance 32nm HKMG SOI CMOS for RF/analog SoC applications , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[12]  Chandan Kumar Sarkar,et al.  Nitrogen Incorporation into Hafnium Oxide Films by Plasma Immersion Ion Implantation , 2007 .

[13]  V. Narayanan,et al.  Oxygen vacancies in high dielectric constant oxide-semiconductor films. , 2007, Physical review letters.

[14]  K. C. Ting,et al.  28nm metal-gate high-K CMOS SoC technology for high-performance mobile applications , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[15]  E. Cartier,et al.  Role of oxygen vacancies in V/sub FB//V/sub t/ stability of pFET metals on HfO/sub 2/ , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[16]  M. Belyansky,et al.  High performance 32nm SOI CMOS with high-k/metal gate and 0.149µm2 SRAM and ultra low-k back end with eleven levels of copper , 2006, 2009 Symposium on VLSI Technology.

[17]  Eduard A. Cartier,et al.  Oxygen passivation of vacancy defects in metal-nitride gated HfO2/SiO2/Si devices , 2009 .

[18]  O. Weber,et al.  On the mobility in high-κ/metal gate MOSFETs: Evaluation of the high-κ phonon scattering impact , 2006 .