Low Output Ripple DC–DC Converter Based on an Overlapping Dual Asymmetric Half-Bridge Topology

A new converter topology is described for applications requiring very low output current ripple. The proposed converter consists of two asymmetric half-bridge converters whose output voltages overlap in a finite interval of time. This converter provides well regulated and smooth dc output without the need of an output filter. The output voltage is regulated by direct amplitude modulation. Unlike the standard interleaved converters, the proposed converter is robust to input voltage and operating duty cycle variations. Furthermore, equal current sharing is automatically achieved under all conditions, thus ensuring full utilisation of the output rectifiers for wide input and output ranges. The circuit achieves zero-voltage turnon for all primary switches and zero-current turnoff for the output rectifiers. An isolated dc-dc converter prototype with 5-V output voltage and 20-A output current has been built to verify the design.

[1]  Weihong Qiu,et al.  Asymmetric half bridge soft-switching PFC converter with direct energy transfer , 2002, 2002 IEEE 33rd Annual IEEE Power Electronics Specialists Conference. Proceedings (Cat. No.02CH37289).

[2]  Chin Chang,et al.  Current ripple bounds in interleaved DC-DC power converters , 1995, Proceedings of 1995 International Conference on Power Electronics and Drive Systems. PEDS 95.

[3]  M. H. Pong,et al.  Current driven synchronous rectifier with energy recovery sensor , 2000, Proceedings IPEMC 2000. Third International Power Electronics and Motion Control Conference (IEEE Cat. No.00EX435).

[4]  F. C. Lee,et al.  A family of novel interleaved DC/DC converters for low-voltage high-current voltage regulator module applications , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).

[5]  F.V.P. Robinson.  The interleaved operation of power amplifiers , 1998 .

[6]  N. K. Poon,et al.  A novel ZVS direct coupling converter (DCC) , 1996, PESC Record. 27th Annual IEEE Power Electronics Specialists Conference.

[7]  Bryan M. H. Pong,et al.  Practical solutions to the design of current-driven synchronous rectifier with energy recovery from current sensing , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).

[8]  Issa Batarseh,et al.  Asymmetry half bridge soft-switching PFC converter with direct energy transfer , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[9]  Chern-Lin Chen,et al.  Characterization of asymmetrical half bridge flyback converter , 2002, 2002 IEEE 33rd Annual IEEE Power Electronics Specialists Conference. Proceedings (Cat. No.02CH37289).

[10]  M.L. Heldwein,et al.  A primary side clamping circuit applied to the ZVS-PWM asymmetrical half-bridge converter , 2000, 2000 IEEE 31st Annual Power Electronics Specialists Conference. Conference Proceedings (Cat. No.00CH37018).

[11]  N. Mohan,et al.  New PWM converter circuits combining zero switching loss with low conduction loss , 1990, 12th International Conference on Telecommunications Energy.

[12]  Valery I. Meleshin,et al.  Modified asymmetrical ZVS half-bridge DC-DC converter , 1999, APEC '99. Fourteenth Annual Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings (Cat. No.99CH36285).

[13]  Peng Xu,et al.  Performance improvements of interleaving VRMs with coupling inductors , 2001 .

[14]  T. Zaitsu,et al.  Ultra high efficiency of 95% for DC/DC converter - considering theoretical limitation of efficiency , 2002, APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.02CH37335).