D2BGA Chip-Scale IGBT Package

[1]  C. Schaeffer,et al.  A new packaging technique for power multichip modules , 1999, Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370).

[2]  Guo-Quan Lu,et al.  Three-dimensional flip-chip on flex packaging for power electronics applications , 2001 .

[3]  R. Fillion,et al.  High frequency, low cost, power packaging using thin film power overlay technology , 1995, Proceedings of 1995 IEEE Applied Power Electronics Conference and Exposition - APEC'95.

[4]  J.D. Van Wyk,et al.  Power electronics technology at the dawn of the new millenium-status and future , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[5]  V. Temple.  SPCO's thinpak package, an ideal building block for Power modules and Power hybrids , 1999 .

[6]  A. Bindra,et al.  INNOVATIVE PACKAGES MAXIMIZE MOSFETS' THERMAL PERFORMANCE , 1999 .

[7]  Lewis S. Goldmann,et al.  Geometric optimization of controlled collapse interconnections , 1969 .

[8]  Qiang Yu,et al.  A study of the effects of BGA solder geometry on fatigue life and reliability assessment , 1998, ITherm'98. Sixth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.98CH36208).

[9]  Dushan Boroyevich,et al.  Extraction of parasitics within wire-bond IGBT modules , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.

[10]  E. J. Rymaszewski,et al.  Microelectronics Packaging Handbook , 1988 .

[11]  S. Manson,et al.  Thermal Stress and Low-Cycle Fatigue , 2020, Encyclopedia of Continuum Mechanics.

[12]  A. C. Strap.  MOSFETs break out of the shackles of wirebonding , 1999 .

[13]  J.D. van Wyk,et al.  Exploiting the third dimension in power electronics packaging , 1997, Proceedings of APEC 97 - Applied Power Electronics Conference.

[14]  David A. Dillard,et al.  Stacked solder bumping technology for improved solder joint reliability , 2001, Microelectron. Reliab..

[15]  Guo-Quan Lu,et al.  Power chip interconnection : From wire bonding to area bonding , 2000 .

[16]  Ray-Lee Lin,et al.  An innovative technique for packaging power electronic building blocks using metal posts interconnected parallel plate structures , 1999 .

[17]  Hideo Matsuda,et al.  Pressure contact assembly technology of high power devices , 1997, Proceedings of 9th International Symposium on Power Semiconductor Devices and IC's.

[18]  Wuchen Wu,et al.  Reliability testing and analysis of IGBT power semiconductor modules , 1995 .

[19]  Sihua Wen,et al.  Thermal and Thermo-Mechanical Analyses of Wire Bond vs. Three-dimensionally Packaged Power Electronics Modules , 1999 .

[20]  Keith C. Norris,et al.  Reliability of controlled collapse interconnections , 1969 .

[21]  Guo-Quan Lu,et al.  Packaging of integrated power electronics modules using flip-chip technology , 2000, APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058).

[22]  Ryohei Satoh,et al.  Thermal fatigue life of Pb-Sn alloy interconnections , 1991 .