A Novel Low Power Ternary Multiplier Design using CNFETs
暂无分享,去创建一个
[1] Chetan Vudadha,et al. Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.
[2] Yong-Bin Kim,et al. CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.
[3] H. T. Mouftah,et al. Depletion/enhancement CMOS for a lower power family of three-valued logic circuits , 1985 .
[4] Peiman Keshavarzian,et al. A Novel CNTFET-based Ternary Full Adder , 2014, Circuits Syst. Signal Process..
[5] Keivan Navi,et al. Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..
[6] Anu Gupta,et al. Design of High Speed Ternary Full Adder and Three-Input XOR Circuits Using CNTFETs , 2015, 2015 28th International Conference on VLSI Design.
[7] Keivan Navi,et al. A Novel Design Approach for Ternary Compressor Cells Based on CNTFETs , 2016, Circuits Syst. Signal Process..
[8] Seied Ali Hosseini,et al. A new low power multiplexer based ternary multiplier using CNTFETs , 2018, AEU - International Journal of Electronics and Communications.
[9] C. Dekker,et al. Logic Circuits with Carbon Nanotube Transistors , 2001, Science.
[10] Keivan Navi,et al. An Energy-Efficient Full Adder Cell Using CNFET Technology , 2012, IEICE Trans. Electron..
[11] V. T. Ingole,et al. Design And Implementation Of 2 Bit Ternary ALU Slice , 2005 .
[12] Jie Deng,et al. A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.
[13] K. Sridharan,et al. Low-Complexity Multiternary Digit Multiplier Design in CNTFET Technology , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.
[14] H. Wong,et al. A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.
[15] David A. Rich,et al. A Survey of Multivalued Memories , 1986, IEEE Transactions on Computers.
[16] A. Rubio,et al. Design and implementation of a 5/spl times/5 trits multiplier in a quasi-adiabatic ternary CMOS logic , 1998 .
[17] Andreas Antoniou,et al. Low power dissipation MOS ternary logic family , 1984 .
[18] MahyarShahsavari. Low Power CNTFET-Based Ternary Full Adder Cell for Nanoelectronics , 2012 .