Novel shallow trench isolation process using flowable oxide CVD for sub-100 nm DRAM
暂无分享,去创建一个
Sung-Woong Chung | H. Sohn | Sungki Park | Hyun-Chul Sohn | Sang-Don Lee | Sang-Don Lee | Sang-Tae Ahn | Jachun Ku | Sungki Park | Yong-Wook Song | Hyo-Sik Park | J. Ku | Sungwoong Chung | Y. Song | Hyo-Sik Park | Sang-Tae Ahn
[1] Chenming Hu,et al. Impact of gate-induced drain leakage current on the tail distribution of DRAM data retention time , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[2] I. Chen,et al. Shallow trench isolation for advanced ULSI CMOS technologies , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[3] Y.T. Kim,et al. Impact of rapid thermal annealing on data retention time for 256 Mb and 1 Gb DRAM technology , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).