A New Soft-Error Resilient Voltage-Mode Quaternary Latch

Multiple-valued logic circuits represent nowadays a new technology challenge to realize integrated circuits using less silicon area and having low power and high frequencies characteristics. Above this technology, quaternary logic is increasingly attractive for Field Programmable Gate array devices, where the costs of area, power and interconnections delay play a key role in the overall circuit costs. These characteristics make quaternary logic circuits appealing for space applications where area and power reduction are extremely desired. In order to enable multiple-value logic for space applications it is necessary to evaluate and harden this technology against radiation effects inducing soft-errors. In this paper, we firstly propose a characterization of a voltage-mode quaternary latch in the presence of induced transients that vary in intensity, local and time of transient injection as well as the value of the input stimulus. Secondly, we present a new architecture of the latch circuit in order to allow the detection and correction of any radiation-induced effect. Detailed experimental analysis demonstrated the radiation sensitivity to transient effects of classical and hardened quaternary logic latch. Results demonstrated that the proposed design results fully robust to soft error with respect to the standard design.

[1]  P. Glenn Gulak,et al.  Look-up tables (LUTs) for multiple-valued, combinational logic , 1998, Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138).

[2]  N. Seifert,et al.  Timing vulnerability factors of sequentials , 2004, IEEE Transactions on Device and Materials Reliability.

[3]  P. K. Dakhole,et al.  Low Power Quaternary CMOS Circuit Design , 2009, 2009 Second International Conference on Emerging Trends in Engineering & Technology.

[4]  Y. Yagil,et al.  A systematic approach to SER estimation and solutions , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[5]  Zeljko Zilic,et al.  Multiple-valued logic in FPGAs , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.

[6]  Greg Atwood,et al.  A multilevel-cell 32 Mb flash memory , 2000, Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000).

[7]  Motoi Inaba Experiment Result of Down Literal Circuit and Analog Inverter on CMOS Double-Polysilicon Process , 2007, 37th International Symposium on Multiple-Valued Logic (ISMVL'07).

[8]  S. Mahapatra,et al.  Realization of multiple valued logic and memory by hybrid SETMOS architecture , 2005, IEEE Transactions on Nanotechnology.

[9]  Vasundara Patel K.S.,et al.  Quaternary CMOS Combinational Logic Circuits , 2009, 2009 International Conference on Information and Multimedia Technology.