Impact of self-heating effects on nanoscale Ge p-channel FinFETs with Si substrate

In this paper, self-heating effects (SHE) in nanoscale Ge p-channel FinFETs with Si substrate are evaluated by TCAD simulation. Hydrodynamic transport with modified mobilities and Fourier´s law of heat conduction with modified thermal conductivities are used in the simulation. Ge p-channel single-fin FinFET devices with different S/D extension lengths and fin heights, and multi-fin FinFETs with different fin numbers and fin pitches are successively investigated. Boundary thermal resistances at source, drain and gate contacts are set to 2000 μm2K/W and the substrate thermal boundary condition is set to 300 K so that the source and drain heat dissipation paths are the first two heat dissipation paths. The results are listed below: (i) 14 nm Ge p-channel single-fin FinFETs with a 47 nm fin pitch experience 9.7% on-state current degradation. (ii) Considering the same input power, FinFETs with a longer S/D extension length show a higher lattice temperature and a larger on-state current degradation. (iii) Considering the same input power, FinFETs with a taller fin height show a higher lattice temperature. (iv) The temperature in multi-fin FinFET devices will first increase then saturate with the increasing fin number. At last, thermal resistances in Ge p-channel single-fin FinFETs and multi-fin FinFETs are investigated.

[1]  H. Mertens,et al.  Gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates , 2016, 2016 IEEE Symposium on VLSI Technology.

[2]  B. Kaczer,et al.  Characterization of self-heating in high-mobility Ge FinFET pMOS devices , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[4]  C. Fiegna,et al.  Analysis of Self-Heating Effects in Ultrathin-Body SOI MOSFETs by Device Simulation , 2008, IEEE Transactions on Electron Devices.

[5]  A. Mercha,et al.  Self-heating on bulk FinFET from 14nm down to 7nm node , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[6]  M. Shrivastava,et al.  Physical Insight Toward Heat Transport and an Improved Electrothermal Modeling Framework for FinFET Architectures , 2012, IEEE Transactions on Electron Devices.

[7]  Xiao Gong,et al.  Germanium-based transistors for future high performance and low power logic applications , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[8]  Quantum simulation of self-heating effects in rough Si nanowire FETs , 2014, 2014 International Workshop on Computational Electronics (IWCE).

[9]  Deng Bing,et al.  Evaluation of the drain-source voltage effect on AlGaAs/InGaAs PHEMTs thermal resistance by the structure function method , 2014 .

[10]  C. Canali,et al.  Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature , 1975, IEEE Transactions on Electron Devices.

[11]  M. A. Wahab,et al.  3D Modeling of Spatio-temporal Heat-transport in III-V Gate-all-around Transistors Allows Accurate Estimation and Optimization of Nanowire Temperature , 2015, IEEE Transactions on Electron Devices.

[12]  K. Saraswat,et al.  Analytical thermal model for multilevel VLSI interconnects incorporating via effect , 2002, IEEE Electron Device Letters.

[13]  Yandong He,et al.  Experimental investigation of self heating effect (SHE) in multiple-fin SOI FinFETs , 2014 .

[14]  E. Simoen,et al.  Gate-all-around NWFETs vs. triple-gate FinFETs: Junctionless vs. extensionless and conventional junction devices with controlled EWF modulation for multi-VT CMOS , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[15]  Franco Stellari,et al.  Self-Heating Measurement of 14-nm FinFET SOI Transistors Using 2-D Time-Resolved Emission , 2016, IEEE Transactions on Electron Devices.

[16]  I. Young,et al.  CMOS performance benchmarking of Si, InAs, GaAs, and Ge nanowire n- and pMOSFETs with Lg=13 nm based on atomistic quantum transport simulation including strain effects , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[17]  Microscopic simulation of electron transport and self-heating effects in InAs Nanowire MISFETs , 2010, 2010 International Conference on Simulation of Semiconductor Processes and Devices.

[18]  J. Hauser,et al.  Electron and hole mobilities in silicon as a function of concentration and temperature , 1982, IEEE Transactions on Electron Devices.

[19]  P. Ye,et al.  First experimental demonstration of Ge 3D FinFET CMOS circuits , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[20]  A. Vais,et al.  Gate-all-around InGaAs nanowire FETS with peak transconductance of 2200μS/μm at 50nm Lg using a replacement Fin RMG flow , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[21]  Simon Deleonibus,et al.  Looking into the future of Nanoelectronics in the Diversification Efficient Era , 2016, Science China Information Sciences.

[23]  Gang Chen,et al.  Theoretical phonon thermal conductivity of Si/Ge superlattice nanowires , 2004 .

[24]  Yang Junwei,et al.  Thermal analysis in high power GaAs-based laser diodes* , 2016 .

[25]  Diederik Verkest,et al.  Vertical GAAFETs for the Ultimate CMOS Scaling , 2015, IEEE Transactions on Electron Devices.

[26]  Andrew R. Brown,et al.  Impact of Self-Heating on the Statistical Variability in Bulk and SOI FinFETs , 2015, IEEE Transactions on Electron Devices.

[27]  J. L. Lentz,et al.  An improved electron and hole mobility model for general purpose device simulation , 1997 .

[28]  Ali Khaki-Firooz,et al.  Fully depleted SOI (FDSOI) technology , 2016, Science China Information Sciences.

[29]  Geert Hellings,et al.  Electrical TCAD Simulations of a Germanium pMOSFET Technology , 2010, IEEE Transactions on Electron Devices.