A FPGA-based implementation of a fault-tolerant neural architecture for photon identification

Event identification in photon counting ICCD detectors requires a high level image analysis which cannot be easily described algorithmically: neural networks are promising to approach this application. A system capable of identifying these events on board of satellites needs fault tolerant capabilities to certify result correctness. The rapid evolution of the problem specification, due to the increasing knowledge about the physics, makes attractive the availability and modifiability of prototypes: FPGA-based design is effective to realize these systems. The paper presents therefore an FPGA-based implementation of a fault tolerant neural architecture for event identification.

[1]  R. Eckmiller,et al.  Neural Computers , 1989, Springer Study Edition.

[2]  Vincenzo Piuri,et al.  Neural networks on silicon: the mapping of hardware faults onto behavioral errors , 1991, [Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems.

[3]  Vincenzo Piuri,et al.  Sensitivity to errors in artificial neural networks: a behavioral approach , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[4]  M. Alderighi,et al.  A feedback neural network for signal processing and event recognition , 1995, Proceedings 1st International Conference on Algorithms and Architectures for Parallel Processing.

[5]  Thammavarapu R. N. Rao,et al.  Error coding for arithmetic processors , 1974 .

[6]  W. E. Blanz,et al.  GANGLION-a fast field-programmable gate array implementation of a connectionist classifier , 1992 .

[7]  M. Alderighi,et al.  An advanced neuron model for optimizing the SIREN network architecture , 1996, Proceedings of 1996 IEEE Second International Conference on Algorithms and Architectures for Parallel Processing, ICA/sup 3/PP '96.

[8]  Vincenzo Piuri,et al.  Fault tolerance in neural networks: theoretical analysis and simulation results , 1991, [1991] Proceedings, Advanced Computer Technology, Reliable Systems and Applications.

[9]  Vincenzo Piuri,et al.  Arithmetic codes for concurrent error detection in artificial neural networks: the case of AN+B codes , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[10]  Renato Stefanelli,et al.  A multiplier with multiple error correction capability , 1983, 1983 IEEE 6th Symposium on Computer Arithmetic (ARITH).